IMPLEMENTING ALGORITHMSON FPGA PLATFORMS
MetadataVis full innførsel
This thesis proposes a hardware implementation of multivariate quadratic quasigroup (MQQ) public key cryptosystem that achieves decryption throughput of 399 Mbps on a Xilinx Virtex-5 field programable gate array (FPGA), which is running on 249.4 MHz. The encryption throughput of MQQ implementation achieves 44.27 Gbps on four Xilinx Virtex-5 chips that are running on 276.7 MHz. In addition for, the compact hardware implementation of Blue Midnight Wish (BMW) hash function, the thesis introduces a compact processing element on FPGA. Using the proposed processing element (PE), the BMW-256 has been implemented in just 51 FPGA slices achieving a throughput of 68.71 Mbps, and BMW-512 in just 105 slices, achieving a throughput of 112.18 Mbps. The PE requires the use of block RAM memory for storing the internal structure of hash functions, as well as for the PE instruction logic. Further, the thesis proposes FPGA implementations of a new transpose memory structure to be used in high throughput signal processing architectures. Simulation results show that the proposed memory allows a saving of 8 clock cycles per 8x8 block of discrete cosine transform (DCT) coefficients, compared to traditional implementations previously proposed by others. An important observation made during the design of this system is that it is easily integrable as an adaptive memory unit into modern coarse grained reconfigurable architectures, and upon modification can serve the dual role of a scratchpad register file as well as transpose memory during normal and digital signal processing (DSP) applications, respectively. Finally, the thesis proposes a robust scheme that uses digital invisible watermarking and hashing to protect the authorship of digital content, and provide resistance against malicious manipulation of multimedia content.
Består avAly, Mohamed Ezzat El Hadedy; Gligoroski, Danilo; Knapskog, Svein Johan. High Performance Implementation of a Public Key Block Cipher - MQQ, for FPGA Platforms. Proceedings of the 2008 International Conference on ReConFigurable Computing and FPGAs: 427-432, 2008. 10.1109/ReConFig.2008.11.
El-Hadedy, Mohamed; Gligoroski, Danilo; Knapskog, Svein J.; Aas, Einar Johan. Low Area FPGA and ASIC Implementations of the Hash Function "Blue Midnight Wish-256". Proceedings of the International Conference on Computer Engineering and Systems: 10-14, 2009. 10.1109/ICCES.2009.5383318.
El-Hadedy, Mohamed; Margala, Martin; Gligoroski, Danilo; Knapskog, Svein J.. Implementing The Blue Midnight Wish Hash Function on Xilinx Virtex-5 FPGA Platform. In Proceedings of the International Conference on ReConFigurable Computing and FPGAs: 394-399, 2010. 10.1109/ReConFig.2010.44.
Aly, Mohamed Ezzat El Hadedy; Gligoroski, Danilo; Knapskog, Svein Johan. Area Efficient Processing Element Architecture for Compact Hash Functions Systems on VIRTEX5 FPGA Platform. Adaptive Hardware and Systems (AHS), 2011 NASA/ESA: 240-247, 2011.
El-Hadedy, Mohamed; Purohit, Sohan; Margala, Martin; Knapskog, Svein J.. Performance and Area Efficient Transpose Memory Architecture for High Throughput Adaptive Signal Processing Systems. Procedings of the NASA/ESA Conference on Adaptive Hardware and Systems: 113-120, 2010. 10.1109/AHS.2010.5546272.
Aly, Mohammed Ezzat El-Hadedy; Pitsilis, Georgios; Knapskog, Svein Johan. An Efficient Authorship Protection Scheme for Shared Multimedia Content. In Proceedings of the International Conference on Image and Graphics: 914-919, 2011. 10.1109/ICIG.2011.183.