• English
    • norsk
  • English 
    • English
    • norsk
  • Login
View Item 
  •   All institutions
  • SINTEF
  • Publikasjoner fra CRIStin
  • Publikasjoner fra CRIStin - Stiftelsen SINTEF
  • View Item
  •   All institutions
  • SINTEF
  • Publikasjoner fra CRIStin
  • Publikasjoner fra CRIStin - Stiftelsen SINTEF
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

3D Integration technology: Status and application development

Ramm, Peter; Klumpp, Armin; Weber, Josef; Lietaer, Nicolas; Taklo, Maaike M. Visser; de Raedt, W.; Fritzsch, Thomas; Couderc, Pascal
Journal article, Peer reviewed
Thumbnail
View/Open
SINTEF+S17067.pdf (1.596Mb)
Permanent link
http://hdl.handle.net/11250/2431516
Issue date
2010
Share
Metadata
Show full item record
Collections
  • SINTEF Digital [1048]
  • Publikasjoner fra CRIStin - Stiftelsen SINTEF [1766]
Original version
Proceedings of ESSCIRC. 2010, 9-16.   10.1109/ESSCIRC.2010.5619857
Abstract
As predicted by the ITRS roadmap, semiconductor industry development dominated by shrinking transistor gate dimensions alone will not be able to overcome the performance and cost problems of future IC fabrication. Today 3D integration based on through silicon vias (TSV) is a well-accepted approach to overcome the performance bottleneck and simultaneously shrink the form factor. Several full 3D process flows have been demonstrated, however there are still no microelectronic products based on 3D TSV technologies in the market — except CMOS image sensors. 3D chip stacking of memory and logic devices without TSVs is already widely introduced in the market. Applying TSV technology for memory on logic will increase the performance of these advanced products and simultaneously shrink the form factor. In addition to the enabling of further improvement of transistor integration densities, 3D integration is a key technology for integration of heterogeneous technologies. Miniaturized MEMS/IC products represent a typical example for such heterogeneous systems demanding for smart system integration rather than extremely high transistor integration densities. The European 3D technology platform that has been established within the EC funded e-CUBES project is focusing on the requirements coming from heterogeneous systems. The selected 3D integration technologies are optimized concerning the availability of devices (packaged dies, bare dies or wafers) and the requirements of performance and form factor. There are specific technology requirements for the integration of MEMS/NEMS devices which differ from 3D integrated ICs (3D-IC). While 3D-ICs typically show a need for high interconnect densities and conductivities, TSV technologies for the integration of MEMS to ICs may result in lower electrical performance but have to fulfill other requirements, e. g. mechanical stability issues. 3D integration of multiple MEMS/IC stacks was successfully demonstrated for the fabrication of miniaturized sensor systems (e-CUBES), as for automotive, health & fitness and aeronautic applications.
Journal
Proceedings of ESSCIRC

Contact Us

Search NORA
Powered by DSpace software

Service from BIBSYS
 

 

Browse this CollectionIssue DateAuthorsTitlesSubjectsDocument TypesJournalsBrowse all ArchivesArchives & CollectionsIssue DateAuthorsTitlesSubjectsDocument TypesJournals

My Account

Login

Statistics

Google Analytics StatisticsView Usage Statistics

Contact Us

Search NORA
Powered by DSpace software

Service from BIBSYS