Modeling and Design of a Dual-Residue Pipelined ADC in 130nm CMOS

Eirik Steen-Hansen

Master of Science in Electronics
Submission date: June 2012
Supervisor: Trond Ytterdal, IET

Norwegian University of Science and Technology
Department of Electronics and Telecommunications
Master project description

Modeling and Design of a Dual-Residue Pipelined ADC in 130nm CMOS

The objective of this project is to model and design a 50MS/s, 9-bit dual-residue pipelined ADC in a 130nm CMOS technology.

The project consists of the following tasks:

• Perform a literature survey of pipelined ADCs to establish current-state-of-the-art

• Analyze and compare published work

• Develop a behavioral model of the ADC and use the model for deriving specifications of the individual blocks

• Design key blocks at transistor level and study the effects of non-idealities by analytical methods and simulation
Acknowledgements

I would like to thank my supervisor Trond Ytterdal for his support, and valuable suggestions throughout the work on this thesis. I would also like to thank Stig Viste for feedback on the report.
Abstract

A 9-bit 50MS/s dual-residue pipelined ADC is modeled and analyzed. The first stage is a modified pipelined ADC stage, while the other stages use an interpolator to resolve the signals, the focus is on designing these stages. The dual-residue architecture is insensitive to the gain of the residue amplifiers, and only a matching between two amplifiers is necessary. Limiting parameters of the ADC is the offset in the residue amplifiers, as well as gain mismatch between the amplifiers. The maximum allowed offset voltage of the residue amplifier is $V_{lsb}$, and maximum allowable mismatch between the two residue amplifiers is $\frac{1}{256}$ for a 9-bit ADC. Multiple amplifier topologies were discussed and the best candidate for residue amplification is found to be a zero-crossing based amplifier. With this type of amplifier the last 8 stages of the ADC has an estimated power consumption of 2.1mW.
Sammendrag

En 9-bit 50MS/s dual-residue pipelined ADC har blitt modelert og analysert. Det første trinnet er et modifisert pipeline trinn mens de andre bruker en interpolator for å detektere signalet. Dual-residue arkitekturen er uavhengig av gain i residue forsterkeren og bare en matching av forsterkningen i to forsterkerere er nødvendig. Begrensede parametere for ADCen er offset i residue forsterkerene og mismatch mellom de to forsterkerene i hvert trinn. Den største offset spenningen forsterkeren kan ha er $\frac{V_{\text{lsb}}}{2}$, og den maksimale mismatchen er $\frac{1}{256}$ for en 9-bits ADC. Flere forsterker topologier ble diskutert og den beste kandidaten for residue forsterkningen er en zero-crossing bassert forsterker. Med denne forsterkeren brukte de siste 8 trinnene i ADCen 2.1mW.
Contents

1 Introduction 1

2 Theory 2
   2.1 Pipeline ADC ................................................. 2
   2.2 Dual-residue .................................................. 3
      2.2.1 Converter stage ......................................... 4
      2.2.2 Dual-residue stage ..................................... 5
   2.3 Proof of operation ........................................... 5
   2.4 Modifications for 1.5-bit stages ............................. 6
   2.5 Error analysis ................................................ 7
      2.5.1 Amplifier offset ......................................... 7
      2.5.2 Gain mismatch ............................................ 9

3 Design 11
   3.1 Interpolator .................................................. 12
      3.1.1 Resistive ladder ......................................... 12
      3.1.2 Capacitive ladder ....................................... 12
      3.1.3 Charge redistribution ................................... 15
   3.2 Residue amplifier ............................................ 18
      3.2.1 Comparator based switched capacitor (CBSC) amplifier . 18
      3.2.2 Open loop buffer and charge pump ....................... 20
      3.2.3 Dynamic source follower ................................ 21
   3.3 Error correction ............................................... 21
   3.4 Summary of block demands ................................... 22
1 Introduction

The increasing demand for low power analog to digital converters push the existing topologies to the limits. With the new deep-submicron technologies the supply voltage and intrinsic gain of a transistor decreases. Pipelined converters are a good choice in order to decrease the power consumption and total area for high-speed, low power ADCs. The traditional approach for pipelined converters uses a high gain OTA with feedback to generate an accurate amplification between the stages. These amplifiers has a high power consumption, and becomes increasingly harder to design as the intrinsic gain decreases with newer technologies. In [Mangelsdorf et al., 1993] another approach for solving this problem where introduced. By adding another residue voltage the necessity of an accurate gain is reduced to a demand of matching the gain of two amplifiers, which is a easier goal to reach.

In this thesis such a converter is modeled and the advantages and disadvantages are discussed. The ADC will be modeled in a 130nm CMOS process and all high level models are written in Verilog-A. The report is divided into 5 parts, first this short introduction before continuing with the background theory for the converter. In section 3 the different design choices are presented and are discussed in section 4.
2 Theory

2.1 Pipeline ADC

A single 1-bit stage of a conventional pipelined ADC is shown in Figure 1. These stages are placed in series, where each stage resolve 1-bit, which is combined to the final output code. A flash-stage compares the input voltage to the reference and resolves the output bit of the stage. This bit is further sent into a DAC which again is fed into an adder. This adder subtracts the DAC voltage from the input, and generates a residue voltage. This voltage is amplified and sent to the next stage.

In a conventional pipelined ADC all components in a single stage needs to be as accurate as the total resolution of the remaining stages. The only exception is the comparators which can contain an error of $\frac{V_{lsb}}{2}$ if a 1.5-bit architecture and error correction is used. [Lewis et al., 1992]

![Figure 1: Single 1-bit pipeline stage](image)

The amplifier is usually implemented as a high gain OTA with feedback to produce an accurate gain of 2. [Shen and Kinget, 2008] The advantages of a pipelined architecture compared to a normal flash ADC are reduced size and power consumption, while still attaining the same throughput, but with a small delay. Disadvantages is that the amplifier consumes a lot of power and in newer processes with low intrinsic gain may be hard to implement.

Typical error sources in a pipelined ADC are inaccurate gain between the stages, incomplete settling, input offset in the amplifiers and charge injections from switches in switched capacitor circuits [Lee and Geiger, 1999, Taherzadeh-Sani and Hamoui, 2006]
2.2 Dual-residue

By introducing an extra residue voltage to the conventional pipelined ADC, a few of the dominant error sources can be completely removed, most importantly the need for an accurate gain. [Mangelsdorf et al., 1993] This is achieved by changing the representation of the signal from an exact voltage, to the position of the zero-crossing between a positive and negative voltage. The conversion between these representations is illustrated in Figure 2, a 1-bit per stage architecture is assumed. In Figure 2a an input voltage of approximately \( \frac{7}{10} V_{\text{ref}} \) is shown. The first output voltage, \( V_{o,\text{high}} \) is identical to the residue voltage in a conventional pipelined ADC, namely the difference between the input voltage and the nearest lower quantization level, in this case \( V_{\text{ref}}/2 \). The second residue voltage, \( V_{o,\text{low}} \) is the difference between the input signal and the higher quantization level, in this case \( V_{\text{ref}} \). These two voltages are shown in Figure 2b, this is the dual-residue representation which will be transmitted to the next stage in the pipeline.

The way these voltages are generated it’s easy to show that \( V_{o,\text{high}} \) always will be positive, while \( V_{o,\text{low}} \) always will be negative. This representation is dimensionless and independent of any reference voltage and therefore only the

Figure 2: Dual-residue representation and operation, the outputs are not amplified. (a) Input voltage of appr \( 7/10 \)Vref. (b) Dual-residue representation after the first bit is removed. (c) The second bit is resolved and zoomed in on the zero-crossing.
first stage in a dual-residue ADC will have reference voltages. In the ADC the first stage will resolve the first bit as well as perform the transformation, hence this stage will differ from all the following stages, which will use interpolation to zoom in on the zero-crossing. [Vecchi et al., 2011]

2.2.1 Converter stage

The converter stage will be the first stage in the ADC and is shown in Figure 3. This stage will transform the input signal to the dual-residue representation, as well as resolve the first bit. This stage is quite similar to a conventional pipeline stage, but with a few important modifications. An extra output amplifier and subtracter are added as well as an extra output voltage from the DAC. This is used to generate the second residue voltage. The possible residue voltages for both outputs are shown mathematically in Table 1. The reference level of the comparator is assumed to be $V_{\text{ref}}$. If the input voltage is above the comparator level, as is the case in Figure 2a, the output code of the comparator is 1. The high output voltage will be the input voltage subtracted the lower quantization level, which is $V_{\text{ref}}$ here, while the low output voltage will be the input subtracted the high quantization level which is $V_{\text{ref}}$ here. An amplifier is used at the output to charge the sampling capacitors in the next stage, even though no exact amplification is needed, a gain of 2 would keep the difference in the two output voltages constant between the stages and is the recommended value.

![Converter stage topology, 1-bit case](image)

**Figure 3:** Converter stage topology, 1-bit case
Table 1: Output voltages of the Converter stage, 1-bit case

<table>
<thead>
<tr>
<th>Code</th>
<th>$V_{o,\text{low}}$</th>
<th>$V_{o,\text{high}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>$2 \cdot (V_i - \frac{1}{2}V_{\text{ref}})$</td>
<td>$2 \cdot (V_i - \frac{9}{8}V_{\text{ref}})$</td>
</tr>
<tr>
<td>1</td>
<td>$2 \cdot (V_i - \frac{3}{2}V_{\text{ref}})$</td>
<td>$2 \cdot (V_i - \frac{7}{8}V_{\text{ref}})$</td>
</tr>
</tbody>
</table>

### 2.2.2 Dual-residue stage

The rest of the stages in the ADC will be dual-residue stages. The basic topology is shown in Figure 4. It differs from the conversion stage by using an interpolator instead of the DAC and subtraction circuitry. Also the input voltages should be a dual-residue representation. The interpolator is used to zoom in on the zero-crossing to generate the output voltage, as well as generate the input voltage for the comparator. The input voltage for the comparator should be the mean value of the two input voltages, and is compared to zero to check if the zero-crossing is higher or lower than the mean value.

The output voltages of the stage are selected from the comparator result as shown in Table 2. In Figure 2 the zooming operation is shown, the illustration is made without amplification of the output to better show the operation. In 2b the middle point of the input voltages is shown as a black line. Since this point is negative the zero-crossing have to be in the upper half of the signal, hence the interpolator will zoom in on this half. The output voltages will therefore be the high input voltage, and the middle point as shown in Figure 2c. The same argument is valid if the middle point is positive as is the case in 2c, here the output voltages will be the low input voltage and the middle point.

Table 2: Output Voltages of the Dual-residue stage, 1-bit case

<table>
<thead>
<tr>
<th>Code</th>
<th>$V_{o,\text{high}}$</th>
<th>$V_{o,\text{low}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>$\frac{2}{3}(V_{i,\text{high}} - V_{i,\text{low}}) + V_{i,\text{low}}$</td>
<td>$\frac{2}{3}(V_{i,\text{high}} - V_{i,\text{low}}) + V_{i,\text{low}}$</td>
</tr>
<tr>
<td>1</td>
<td>$\frac{1}{3}(V_{i,\text{high}} - V_{i,\text{low}}) + V_{i,\text{low}}$</td>
<td>$\frac{1}{3}(V_{i,\text{high}} - V_{i,\text{low}}) + V_{i,\text{low}}$</td>
</tr>
</tbody>
</table>

### 2.3 Proof of operation

Let $V_i$ be the input voltage, $V_{Q,\text{high}}$ the maximum input voltage, and $V_{Q,\text{low}}$ the minimum input voltage. The dual-residue representation is given by (1) and (2)
The position of the zero crossing is given by (3). Here $V_i - V_{Q,low}$ is the distance from the minimum voltage to the input voltage, and $V_{Q,high} - V_{Q,low}$ is the total range, hence the zero crossing is a representation of the input voltage.

$$Z = \frac{V_h}{V_h - V_i} = \frac{V_i - V_{Q,low}}{(V_i - V_{Q,low}) - (V_i - V_{Q,high})} = \frac{V_i - V_{Q,low}}{V_{Q,high} - V_{Q,low}} \quad (3)$$

### 2.4 Modifications for 1.5-bit stages

By using a 1.5-bit per stage architecture instead of 1-bit it is possible to take advantage of the added redundancy for digital error correction. [Vecchi et al., 2011] In order to resolve the extra bit a extra comparator is added to each stage. When this is done the output voltages and comparator voltages of each stage is changed, such that the output voltages overlap. The input voltages for the comparators should be placed in the middle of this overlap area to remove
small offset errors. This is illustrated in Figure 5 for the dual-residue stage. The voltages $V_{c0}$ and $V_{c1}$ are the input voltages for the two comparators, and are placed in the middle of the overlaps to make room for errors which can be digitally corrected later. This principle also applies for the converter stage. In Table 3 and Table 4 the output voltages and comparator voltages for the converter and dual residue stage are shown.

![Figure 5: Output voltages for an 1.5-bit architecture, $V_{c0}$ and $V_{c1}$ are the input voltages for the comparators](image)

**Table 3: Output and comparator voltages for the Converter stage, 1.5-bit case**

<table>
<thead>
<tr>
<th>Code</th>
<th>$V_{o,low}$</th>
<th>$V_{o,high}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>$2 \cdot (V_i - \frac{2}{3}V_{ref})$</td>
<td>$2 \cdot (V_i - \frac{3}{4}V_{ref})$</td>
</tr>
<tr>
<td>01</td>
<td>$2 \cdot (V_i - \frac{2}{3}V_{ref})$</td>
<td>$2 \cdot (V_i - \frac{3}{4}V_{ref})$</td>
</tr>
<tr>
<td>11</td>
<td>$2 \cdot (V_i - \frac{3}{4}V_{ref})$</td>
<td>$2 \cdot (V_i - \frac{3}{4}V_{ref})$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$V_{comp,low}$</th>
<th>$V_{comp,high}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\frac{3}{8}V_{ref}$</td>
<td>$\frac{5}{8}V_{ref}$</td>
</tr>
</tbody>
</table>

### 2.5 Error analysis

#### 2.5.1 Amplifier offset

Because the dual-residue ADC does not require an accurate gain, the offset voltage in the amplifiers becomes one of the dominant error sources. [Vecchi et al., 2011] The position of the zero-crossing can be written as (4). By introducing the offset errors, $V_{off,high}$ and $V_{off,low}$ on the amplifiers, the equation is modified to
Table 4: Output and comparator voltages for the dual-residue stage, 1.5-bit case

<table>
<thead>
<tr>
<th>Code</th>
<th>$V_{o,high}$</th>
<th>$V_{o,low}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>$\frac{2}{3}(V_{i,high} - V_{i,low}) + V_{i,low}$</td>
<td>$\frac{2}{3}(V_{i,high} - V_{i,low}) + V_{i,low}$</td>
</tr>
<tr>
<td>01</td>
<td>$\frac{2}{3}(V_{i,high} - V_{i,low}) + V_{i,low}$</td>
<td>$\frac{1}{3}(V_{i,high} - V_{i,low}) + V_{i,low}$</td>
</tr>
<tr>
<td>11</td>
<td>$\frac{2}{3}(V_{i,high} - V_{i,low}) + V_{i,low}$</td>
<td>$\frac{1}{3}(V_{i,high} - V_{i,low}) + V_{i,low}$</td>
</tr>
</tbody>
</table>

For $V_{comp.low}$ and $V_{comp.high}$:

| $\frac{2}{5}(V_{i,high} - V_{i,low}) + V_{i,low}$ | $\frac{2}{5}(V_{i,high} - V_{i,low}) + V_{i,low}$ |

(5). To get the expression for the error in the zero-crossing caused by an offset error, (5) is subtracted from (4). By assuming $V_{off,low} - V_{off,high}$ is significantly smaller than $V_{i,low} - V_{i,high}$ the expression can be written as (6)

$$Z = \frac{V_{i,low}}{V_{i,low} - V_{i,high}}$$

(4)

$$Z' = \frac{V_{i,low} + V_{off,low}}{V_{i,low} + V_{off,low} - V_{i,high} - V_{off,high}}$$

(5)

$$\Delta Z = Z - Z_1 \approx \frac{V_{i,low} \cdot (V_{off,low} - V_{off,high}) - V_{off,low}(V_{i,low} - V_{i,high})}{(V_{i,low} - V_{i,high})^2}$$

(6)

If both offset voltages are identical there will be a constant offset in the zero-crossing of $\frac{V_{off}}{V_{i,low} - V_{i,high}}$. However if the offset is differential there will be a signal dependent error as shown in Figure 6. The error will be between $\pm \frac{V_{off}}{V_{i,low} - V_{i,high}}$. Since $V_{i,low} - V_{i,high}$ is equal to the total distance between the two input voltages, offset voltages for the amplifiers should be lower than $\frac{V_{lsb}}{2}$. 

8
Figure 6: Error in the zero-crossing due to an offset error of $\pm \frac{1}{1024}$ of full scale in the two amplifiers.

2.5.2 Gain mismatch

The second most important error source is due to gain mismatch between the two amplifiers.[Vecchi et al., 2011] The equation for the zero-crossing can be modified to include the gain, and if there is no mismatch in the gain the expression becomes (7). By introducing a mismatch in the gain the equation is modified to (8), where $a_1$ and $a_2$ is the errors of the two amplifiers. By subtracting (8) from (7) we have the error in the zero-crossing due to mismatch in the two amplifiers as given in (9). The assumption that $V_{\text{off,low}} - V_{\text{off,high}}$ is significantly smaller than $V_{\text{i,low}} - V_{\text{i,high}}$ is made to simplify the expression. The error is shown in Figure 7 with the mismatch $a_1 - a_2$ equal to $\frac{1}{2^7}$ and the resolution is 9 bits. The error in the zero-crossing is signal dependent with a maximum error of $\frac{LSB}{2}$ when $V_{\text{i,high}} = -V_{\text{i,low}}$. This indicates that the amplifiers should be matched to a gain within $N - 1$ bits.

\[
Z = \frac{A \cdot V_{\text{i,low}}}{A \cdot V_{\text{i,low}} - A \cdot V_{\text{i,high}}} \tag{7}
\]

\[
Z' = \frac{A \cdot a_1 \cdot V_{\text{i,low}}}{A \cdot a_1 \cdot V_{\text{i,low}} - A \cdot a_2 \cdot V_{\text{i,high}}} \tag{8}
\]

\[
\Delta Z = Z - Z_1 \approx \frac{V_{\text{i,low}} \cdot V_{\text{i,high}}(a_1 - a_2)}{(V_{\text{i,low}} - V_{\text{i,high}})^2} \tag{9}
\]
Figure 7: Error in the zero-crossing due to gain mismatch in the two amplifiers, $a_1 - a_2 = \frac{1}{256}$
3 Design

The ADC is divided into two types of stages, a converter stage and a dual-residue stage. These stages are connected as shown in Figure 8 where the first stage is a converter stage and is followed by 8 of the dual residue stages to complete the ADC. There’s also a block which performs the digital error correction. All analog blocks are differential or pseudo differential with a common mode of 1.1V to make room for NMOS input transistors. The common-mode could be moved if needed.

![Figure 8: Topology of the Dual-residue pipelined ADC](image)

Since the converter stage is basically a conventional pipeline stage with an extra output, the main focus was on designing the dual residue stage. Therefore only a high level model was created for the converter stage. The topology of the model is shown in Figure 9. Differential signals are left out to simplify the figure. All blocks are created in Verilog-A and the code can be viewed in Appendix A. Care should be taken when the first stage ultimately is designed as it is the stage which is expected to contribute most to both accuracy and power consumption. Not shown in the figure is the reference generator needed to supply the reference voltages to the DAC.

The second stage consists of an interpolator and residue amplifiers as described in Section 2.2.2, the basic topology is shown in Figure 10. Differential signals are left out. The interpolation is performed as described in 3.1.2 and the amplification is done by amplifier models described in Section 3.2. The comparator
Figure 9: Topology of the Converter stage

is a normal single ended comparator and uses the differential voltage to check if the input is positive or negative and does not need any external reference.

3.1 Interpolator

The interpolator needs to generate the voltages from Table 4. There are multiple ways to perform this interpolation by using resistors, capacitors or active circuits. [Mangelsdorf et al., 1993, Vecchi et al., 2011] Three methods were considered to be used, a resistive ladder, a capacitive ladder and a charge distribution array.

3.1.1 Resistive ladder

A resistive ladder is the simplest method and consists of voltage dividers with multiple resistors in series between the input voltages as shown in Figure 11. The correct nodes are selected as the output and comparator voltages. To reduce the thermal noise enough to support 9 bits the resistance would have to be small, this would again consume a lot of power and the resistive ladder was discarded as an option.

3.1.2 Capacitive ladder

A capacitive ladder is shown in Figure 12. As with the resistive ladder multiple identical capacitors are placed in series and the correct nodes are selected as the
Figure 10: Topology of the Dual-residue stage

Figure 11: Resistive ladder as interpolator
output. All nodes in the ladder are reset to common mode periodically, before connecting the inputs to the top and bottom node to generate the voltages. This method would generate all needed voltages at same time, as well as function as the sample and hold of the stage.

A problem with the capacitive ladder is parasitic capacitance. All the nodes in the capacitive ladder will have a parasitic capacitance to ground. This capacitance will be charged to common mode during reset, hence the output voltages will move towards common mode compared to their ideal voltage. To compensate for this error the capacitors in the ladder can be of different sizes to match them to the parasitic capacitance. However due to the dual-residue architecture the mean voltage between the two input voltages will vary, and not be constant at common-mode. This will introduce a new error where the output voltages still won’t be correct, except when the input voltages are differential such that the mean value is the common mode voltage. Again this can be compensated by adding the difference in the charge over the parasitics when charged to common mode, and if they were reset to the mean value of the input. To do this either large capacitors or an extra buffer is needed, and both the current consumption and the complexity would increase. Another drawback by a capacitive ladder is that by placing capacitors in series the effective capacitance would decrease, hence the total capacitance would need to be increased to reduce the thermal noise. Because of these disadvantages the capacitive ladder was discarded as an option.

![Capacitive ladder used as interpolator](image)

Figure 12: Capacitive ladder used as interpolator
A differential charge redistribution array as shown in Figure 13 may be used as the interpolator. The positive and negative halves are symmetrical, therefore only the positive half is explained. The output voltage is generated by connecting the output node to common mode while the capacitors are connected to either \( V_{h+} \) or \( V_{i+} \), depending on the desired output voltage. In the next phase the output node is disconnected from common mode and all the capacitors are switched to common mode. This generates the output voltage in (10) where \( C_1 \) and \( C_2 \) is the total capacitance connected to \( V_h \) and \( V_i \) respectively. Since there are two residue voltages in the ADC, two differential arrays are used in parallel, with different number of capacitors connected to each input voltage, to generate both the high and the low residue voltage. In (11) the position of the zero crossing is calculated. Here \( C_3 \) and \( C_4 \) is the capacitances in the second array. Since the arrays are identical, \( C_1 + C_2 = C_3 + C_4 \), hence the parasitic capacitance \( C_p \) can be removed from the equation and does not affect the zero crossing. The parasitic capacitances will however reduce the output voltage.

\[
V_o = \frac{(V_{h+} - V_{h-})C_1 + (V_{i+} - V_{h-})C_2}{C_1 + C_2 + C_p} \quad (10)
\]

\[
Z = \frac{V_{o,l}}{V_{o,l} - V_{o,h}} = \frac{V_{i,h}C_3 + V_{i,l}C_2}{C_1 + C_2 + C_p} - \frac{V_{h,h}C_3 + V_{h,l}C_4}{C_3 + C_4 + C_p} = \frac{V_{i,h}C_1 + V_{i,l}C_2}{V_{i,h}C_1 + V_{i,l}C_2 - V_{h,h}C_3 - V_{h,l}C_4} \quad (11)
\]

The interpolator has to generate both the voltages for the comparators as well as the output voltages. The timing diagram to do this for two following stages is shown in Figure 14. First the comparator voltages are generated, one is generated by each array before the digital control circuitry reads the comparator outputs, and uses this to set the appropriate output voltage. Table 5 summarizes the number of unit capacitors connected to each input voltage to generate any residue voltage as well as the voltages for the comparators. The arrays is also used as the sample and hold of the stage and the clock is stopped to hold the
Figure 13: Differential charge redistribution array used for interpolation
output while the next stage is sampling. The digital control was written in Verilog-A and can be viewed in Appendix B.

Figure 14: Clock scheme of SAR when a time continues amplifier is used

Table 5: Capacitance connected to each input voltage for both charge redistribution arrays to generate any output

<table>
<thead>
<tr>
<th>code</th>
<th>Array H</th>
<th>Array L</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$C_{V_i,h}$</td>
<td>$C_{V_i,l}$</td>
</tr>
<tr>
<td>00</td>
<td>8</td>
<td>0</td>
</tr>
<tr>
<td>01</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>11</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>comparator</td>
<td>5</td>
<td>3</td>
</tr>
</tbody>
</table>

**Capacitor sizes**

To ensure low enough thermal noise the capacitor sizes should be selected such that the noise is below $\frac{V_{lsb}}{2}$. This is calculated in (12) for a 9 bit converter with ±100mV swing. This capacitance is calculated for the first stage and can be reduced for each stage given there is a gain of over 1 in each stage. In the simulations a unit capacitance of 20fF is used giving a total capacitance of 320fF in each array.

$$\sqrt{\frac{kT}{C}} = \left(\frac{V_{\text{swing}}}{2 \cdot 2^9}\right)^2$$

$$C = \frac{kT \cdot (2 \cdot 2^9)^2}{0.2^2} = 108fF$$

(12)
3.2 Residue amplifier

The amplifier in the ADC should have a gain close to 2 to reduce the effects of thermal noise in later stages, an exact gain is not important but it needs to be possible to match the two amplifiers in each stage. Because of the SAR operation of the interpolator the amplifier will have to settle within $\frac{V_{LSB}}{2}$ within $\frac{1}{4}$ of the clock period of each stage or in the case of a 50MS ADC within 2.5ns. There are numerous possible architectures and approaches.

3.2.1 Comparator based switched capacitor (CBSC) amplifier

A comparator based switched capacitor amplifier can be used in a pseudo differential configuration as shown in Figure 15 to get an accurate gain for the residue voltage. The CBSC works like a switched capacitor amplifier based on an opamp, but with an current source controlled by a comparator instead. In phase 1 the input voltage is sampled over two capacitors, and the output is reset to a given voltage, as common mode or rail. In the second phase the the capacitors are connected in a feedback loop from the output to the comparator. When the current source charges the output capacitance the voltage in the feedback will move towards the reference of the comparator and when the correct output voltage is reached the current source will switch off.

The output voltage of a CBSC can be written as (13) where $C_{tot}$ is the equivalent capacitance from the output and the feedback and $V_{reset}$ is the reset voltage of the output. This can be rewritten to calculate the minimum current as in (14).

Since a real comparator will have both delay and offset, the output voltage will contain an error based on the time the comparator uses to turn off the current source compared to the ideal timing. This will generate the output error as shown in (15), however since a pseudo differential configuration is used this error will cancel out if the two circuits are identical. Instead the common mode voltage will be change by the same amount. To keep this common mode error as low as possible, the current should be kept to a minimum. If this error gets to big it might be necessary to introduce a level-shifter in order to move the common-mode back.

$$V_o = \frac{I(t) \cdot t}{C_{tot}} + V_{reset}$$  \hspace{1cm} (13)
Figure 15: Topology of the CBSC amplifier
\[ I = \frac{(V_{\text{swing}})C_{\text{tot}}}{t} \]  

(14)

\[ V_{\text{err}} = \frac{I(t) \cdot \Delta t}{C_{\text{tot}}} \]  

(15)

The cancellation of the delay error will only occur when the current from the current source is constant during the active period. Since the current source will be implemented by a current mirror with a final output impedance this assumption is not valid.[Wulff and Ytterdal, 2008b] The two amplifiers in the pseudo differential pair will have different output voltages, hence the voltage over the current mirrors will be different. In (16) this error is presented, \( I_{\text{avg}} \) is the average difference in the current between the positive and negative amplifier during the delay of the comparator.

\[ V_{\text{err}} = \frac{\Delta I_{\text{avg}} \cdot \Delta t}{C_{\text{tot}}} \]  

(16)

Since the error due to the current source and the delay of the comparator are strongly connected the error can be reduced by one or both of the comparator and the current source. However since the common mode offset error is only due to the non-idealities in the comparator this is the component where it's most room for improvement. All errors described above can be modeled as offset errors in the dual residue ADC and should be designed accordingly to (6) in Section 2.5.

The CBSC needs to work synchronous with both an charge redistribution array on the input and output. The digital control was modified to work with the CBSC and can be found in Appendix C.

### 3.2.2 Open loop buffer and charge pump

One method to get the gain between the stages is to use a charge pump to get close to 2 in gain[Ahmed et al., 2009] and an open loop buffer. This was attempted by connecting a charge pump at the output of the charge redistribution array followed by an open loop buffer, but due to the input capacitance of the buffer combined with the small capacitances used in the charge pump the
gain was reduced to less than 1. Also the input capacitance in the buffer will be signal dependent and will be a problem with small capacitors. Larger capacitors in the charge pump would decrease the problem with the input capacitance in the buffer, however this would also decrease the output voltage of the charge redistribution array and the overall gain would still be too low. A possibility is to add another buffer between the charge redistribution array and the charge pump at the cost of extra power consumption.

3.2.3 Dynamic source follower

A dynamic source follower as shown in Figure 16 has been proven an efficient method for residue amplification [Hu et al., 2009]. The parasitic capacitances in a MOS combined with a small external capacitor is used to set the gain, the expression for the gain is given in (17) where $C'_{gd}$ is the gate drain capacitance in the amplification phase. This method will give an inaccurate gain, and when used in a conventional pipeline calibration is required. However it should still be possible to match two separate transistors and thereby get the matching required to work in a dual residue architecture without calibration.

$$A \approx \frac{C_{gs,ext} + C_{gs} + C_{gd} + C_{gb}}{C'_{gd}} \quad (17)$$

![Figure 16: Dynamic source follower](image)

3.3 Error correction

To get the final output code of the ADC the outputs of each stage needs to be combined. Since it’s a pipelined ADC the output from the stages needs to be delayed such that the output of all stages appears at the same time, this can
be done with shift registers of different length. Further the two bits from each stage needs to be combined to one output word. This is done digitally by using Algorithm 1. The basic operation of the error correction algorithm is that each stage is either added, subtracted, or not used in the final output. If both bits is one the the stage contributes \(+2^N\) where \(N\) is the significance of the stage. If both bits is 0 the stage contributes \(-2^N\), and finally if one bit is 1 and the other one 0 the the stage does not contribute to the final output code.

**Algorithm 1** Error correction algorithm

```
Input: c[N][2]
Output: code

for i = N − 1 → 0 do
    if c[i][1] == 1 AND c[i][0] == 1 then
        operation ← 1
    else
        if c[i][1] == 0 AND c[i][0] == 0 then
            operation ← −1
        else
            operation ← 0
        end if
    end if
    code ← code + operation · pow(2, i)
end for

code ← (code + 512)/2
return code
```

### 3.4 Summary of block demands

#### 3.4.1 Flash Comparators

Because of the digital error correction the offset voltage of the flash comparators can be \(±\frac{V_{lsb}}{8}\). The comparator needs to resolve the input in one clock cycle of the charge redistribution array and the delay has to be lower than 2.5\(ns\). The input voltages for the comparator will be \(V_{cm} ± V_{swin}g\)
3.4.2 Amplifier

The gain of the residue amplifiers should be close to 2, but no exact value is needed. The two amplifiers should however be matched to $\frac{1}{256}$, and the offset should be lower than $\frac{V_{\text{lsb}}}{2}$. The amplifiers also need to be linear to 9 bits within the input range. Because of the SAR operation of the interpolator the amplifier will have to settle within 2.5ns.

3.4.3 Switches

Due to the dual-residue architecture the voltages don’t have to settle completely[Vecchi et al., 2011], this relaxes the demands on the switches as they only needs to be matched. The switches should still be designed for full settling to reduce problems caused by thermal noise.

More important is to keep the charge injection down. Charge injection will introduce an offset error and should cause an voltage error lower than $\frac{V_{\text{lsb}}}{2}$. Depending on the size of the switches it may be necessary to introduce techniques to reduce the charge injection like dummy switches.
4 Results and Discussion

4.1 Accuracy

Table 6 shows a summary of the results simulated with different parameters and amplifier models. The simulations were run with an ideal converter stage as described in Section 3, followed by 8 identical dual-residue stages. The blocks used in the dual-residue stage consists both of Verilog-A models and transistor level models. All simulations used the charge redistribution array with a unit capacitance of 20fF as the interpolator. The results are calculated from 2048 samples using the Matlab-script in Appendix D. The sampling frequency was 49.152MS/s and the input frequency was 4.008MHz with an input swing of ±200mV. The offset and mismatch errors were applied to all 9 stages in the ADC.

Table 6: Summary of simulation results

<table>
<thead>
<tr>
<th>TYPE</th>
<th>ol</th>
<th>ol</th>
<th>ol</th>
<th>ol</th>
<th>CBSC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain mismatch</td>
<td>0</td>
<td>±1/256</td>
<td>±1/128</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>offset</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>±1/1024</td>
<td>±1/512</td>
</tr>
<tr>
<td>SNDR</td>
<td>55.9</td>
<td>55.0</td>
<td>50.7</td>
<td>53.6</td>
<td>50.3</td>
</tr>
<tr>
<td>SNR</td>
<td>56.0</td>
<td>55.8</td>
<td>52.4</td>
<td>55.4</td>
<td>54.0</td>
</tr>
<tr>
<td>ENOB</td>
<td>8.99</td>
<td>8.85</td>
<td>8.13</td>
<td>8.61</td>
<td>8.13</td>
</tr>
</tbody>
</table>

The first simulation was run with zero offset and gain mismatch, using an ideal amplifier model with a gain of 2. The resulting ENOB is 8.99 bits and proves that the overall topology of a dual-residue pipelined ADC with a charge redistribution array as the interpolator works. The simulation with a gain mismatch of ±1/256 shows a ENOB of 8.85 bits. This is the calculated maximum gain mismatch for a 9-bits ADC and 8.85-bits is an expected result. When the gain mismatch was increased to ±1/512 the ENOB was reduced to 8.13 bits. This is a bit higher than expected from the equations in Section 2.5, but taking into account that the error is signal dependent, and will be at its maximum at just a single point, the average error during a dynamic test would be lower. If a static test is performed this error should show up as a linearity error.

When an input offset of ±1/1024 of the full scale range is added to the amplifier the ENOB was 8.61-bits, and correlates with the equations in Section 2.5. By increasing the offset error to ±1/512 the ENOB drops to 8.13bits. Once again this
is a bit higher than expected, but since the offsets are differential for the two amplifiers, the error is signal dependent and the average error is lower than the maximum. Also here it’s likely to show up as a linearity error in a static test.

4.2 Amplifier choice

The circuit was simulated with models of different types of amplifiers. An open-loop buffer with a charge-pump was implemented, but a large input capacitance in the buffer reduced the overall gain below 1 and further simulations were discarded. A pseudo differential CBSC amplifier was designed and simulated with ideal switches and comparators, the current source used delivered 70\mu A. From Table 6 the effective number of bits was 8.9. Keeping in mind that most of the components in the simulation were ideal, this is an expected result, and proves that a CBSC amplifier is possible to use as the residue amplifier. The power estimate for the CBSC circuit is 140\mu W per stage, but the capacitance in each stage is higher than required and it should be possible to decrease the power consumption further. However this only includes the charging and discharging of the capacitors, while the main contribution to the current consumption in addition to the capacitors is the comparator. In [Wulff and Ytterdal, 2005] a comparator with similar specs is reported to use 222\mu W, and with two for each pseudo differential CBSC pair, in total 4 in each stage, the power consumption will be dominated by the comparators. The estimated power consumption of the CBSC would be 500\mu W. An possible approach to reduce the power consumption is by exchanging the CBSC with a zero-crossing based switched capacitor circuit (ZCBC)[Brooks and Lee, 2007]. A zero-crossing based switched capacitor amplifier will be faster than a CBSC, and will not consume any static power, hence it is likely to reduce the power consumption for the amplifiers.

The performance of the CBSC amplifier will degrade with comparator delay and offset voltage. A comparator designed for this purpose may have a delay of 400ps[Wulff and Ytterdal, 2005]. With the currents and capacitances used here this would move the common mode voltage at the output 175mV. This is not necessary a problem, and can easily be corrected in the charge redistribution array, but will increase power consumption as the capacitors will have a larger voltage swing than needed. The current source will also be subject to an error due to the finite output resistance, and a delay from the comparator will introduce an error due to different voltages over the positive and negative output mirror, hence the current in the two mirrors will not be matched. In
it was proposed to introduce an offset voltage to the comparators such that the delay is corrected. This is possible since the feedback voltage will change linearly with time as the current source charges the capacitance, and thereby an voltage offset can remove a time delay. If a ZCBC is used instead, it will have a lower delay and thereby reduce this error, and might be better suited.

Another possible amplifier choice is an open loop amplifier. A dynamic source follower was proposed in [Hu et al., 2009], and used in a 9.4bit 50MS/s ADC. The total power consumption from the amplifiers were 0.49mW for all 14 stages. This amplifier depends on capacitances in MOS devices combined with an external capacitor to set the gain, hence the gain is inaccurate, and calibration had to be used to compensate. In a dual-residue ADC it should be possible to match two devices, and thereby remove the need for calibration. Another advantage is that this amplifier depend on high intrinsic gain and is well suited for technology down scaling. The low power consumption of this amplifier makes it an interesting option for implementation.

4.3 Power consumption estimate for the different amplifiers

To get a quantitative comparison foundation of the power consumption, an estimate is calculated for the different amplifiers. The estimate only accounts for the current needed to charge the output capacitances and the power consumed by the comparators. The converter stage is left out from the estimation and only the 8 dual-residue stages are accounted for, but the results should still be valuable to chose amplifiers to be used in the converter stage. Since the last stage does not need an output voltage the power for the amplifiers are multiplied by 7 as show in (18). In [Hu et al., 2009] the comparators used for 14 stages consumed less than 950µW or 68µW for each comparator and this is used as the estimated current consumption.

\[ P = P_{\text{amp}} \cdot 7 + P_{\text{comparators}} \cdot 8 \]  

The ADC with CBSC amplifiers is calculated to consume 5.2mW, where the main part is consumed by the comparators in the amplifiers. By using a ZCBC amplifier instead the estimated power consumption is 2.1mW, a significant improvement. It’s important to keep in mind that this is only an estimate under
the assumption that no significant power is consumed by the amplifier itself. The advantages by moving from a CBSC to a ZCBC is verified by looking at [Murmann, 2012] where the best CBSC has a FOM of $764 \frac{fJ}{\text{conv}}$ while the best ZCBC has a FOM of $87.5 \frac{fJ}{\text{conv}}$. The dynamic source follower is estimated to consume the same power as the ZCBC, this is because the output capacitors will be reset and charged in a similar matter and the total swing over the capacitors are expected to be identical. From the estimates of power consumption the ZCBC and dynamic source follower seems to be the best choice as amplifiers. Because the reliability of the ZCBC is better proven [Brooks and Lee, 2007, Hershberg et al., 2010, Brooks and Lee, 2009] it might be the safest choice.

\[ P_{\text{CBSC}} = (144 \mu W + 2 \cdot 220 \mu W) \cdot 7 + 2 \cdot 68 \mu W \cdot 8 = 5.2 \text{mW} \] (19)

\[ P_{\text{ZCBC}} = 144 \mu W \cdot 7 + 2 \cdot 68 \mu W \cdot 8 = 2.1 \text{mW} \] (20)

\[ P_{\text{openloop}} = (144 \mu W) \cdot 7 + 2 \cdot 68 \mu W \cdot 8 = 2.1 \text{mW} \] (21)

4.4 1-bit architecture

The comparators are expected to be the main contributor to the power consumption of the ADC. Because of this it might be an advantage to reduce the number of comparators by using a 1-bit pr stage architecture instead. This would remove 1 comparator from each stage, but at the same time increase the demands of the comparators that is left. If this is done fewer voltages are needed to be generated by the interpolator, and only the two input voltages and the mean value between them is needed, hence a simpler interpolator can be designed.
5 Conclusion and Further work

A 9-bit 50MS/s dual-residue pipelined ADC using a charge redistribution array as the interpolator is presented and analyzed. When simulated with idealized components the ADC had an ENOB of 8.99-bits and the topology is proven to work. The maximum non-idealities for the different blocks were found and verified by simulations. The maximum allowed offset voltage of the residue amplifier is \( \frac{V_{\text{lsb}}}{2} \), and with this offset voltage for all the amplifiers in the ADC the ENOB dropped to 8.61-bits. The maximum allowable mismatch between the two residue amplifiers is \( \frac{1}{256} \), with this mismatch the ENOB is 8.85-bits. Both these demands should be possible to reach without the use of calibration.

The best candidate for residue amplification is a zero-crossing based amplifier, and with this type of amplifier the last 8 stages of the ADC has a estimated power consumption of 2.1mW. Both scaling of the stages and reducing the unit capacitance can decrease the power consumption.

5.1 Further work

In this thesis error sources in the amplifiers and power consumption has been estimated and simulated. A deeper noise analysis should be performed to get better design equation for noise parameters, and also include noise generated by the amplifiers. Also no mismatch simulations were performed and should be performed to ensure correct operation, especially when the circuit is implemented with transistor-level blocks.
References


List of Figures

1  Single 1-bit pipeline stage ........................................... 2
2  Dual-residue representation and operation .......................... 3
3  Converter stage topology,1-bit case ................................. 4
4  Topology of the Dual-residue stage .................................. 6
5  Output voltages for a 1.5-bit architecture ......................... 7
6  Error in zero-crossing due to offset ................................. 9
7  Error in the zero-crossing due to gain mismatch .................. 10
8  Topology of the Dual-residue pipelined ADC ..................... 11
9  Topology of the Converter stage ..................................... 12
10 Topology of the Dual-residue stage ................................ 13
11 Resistive ladder as interpolator ..................................... 13
12 Capacitive ladder used as interpolator .............................. 14
13 Charge redistribution array .......................................... 16
14 Clock scheme of SAR when a time continues amplifier is used .. 17
15 Topology of the CBSC amplifier ...................................... 19
16 Dynamic source follower .............................................. 21
17 Schematic of the Converter stage .................................. XXII
18 Schematic of the Dual-residue stage ................................. XXIII
List of Tables

1. Output voltages of the Converter stage, 1-bit case .......................... 5
2. Output Voltages of the Dual-residue stage, 1-bit case ......................... 5
3. Voltages of the Converter stage, 1.5-bit ......................................... 7
4. Voltages of the Dual-residue stage, 1.5-bit ..................................... 8
5. Capacitor connected in charge redistribution array .......................... 17
6. Summary of simulation results ..................................................... 24

Listings

1. Ideal Adder Verilog-A code ..................................................... I
2. Residue amplifier Verilog-A code ............................................... I
3. Comparator Verilog-A code ....................................................... II
4. Dac Verilog-A code ................................................................. II
5. Reference generator Verilog-A code ............................................. III
6. Sample and hold Verilog-A code ................................................ V
7. Charge redistribution control Verilog-A code .................................. VI
8. Charge redistribution and CBSC control Verilog-A code ................. XI
9. Matlab code for calculations of dynamic parameters ....................... XX

List of Algorithms

1. Error correction algorithm ....................................................... 22
A  Verilog-A code for the converter stage

Listing 1: Ideal Adder Verilog-A code

```verbatim
1 // VerilogA for highlevel_adc, adder_diff, veriloga
2
3 'include
4 'include
5 module adder_diff(viap, vian, visp, visn, vop, von);
6     input viap, vian, visp, visn;
7     output vop, von;
8     electrical viap, vian, visp, visn, vop, von;
9     parameter real vcm=1.1;
10     analog begin
11         V(vop) <+ vcm + (V(viap, vian) - V(visp, visn)) / 2;
12         V(von) <+ vcm - (V(viap, vian) - V(visp, visn)) / 2;
13         //V(vop, von) <+ V(viap, vian) - V(visp, visn);
14     end
15 endmodule
```

Listing 2: Residue amplifier Verilog-A code

```verbatim
1 // VerilogA for highlevel_adc, 2xamp_diff, veriloga
2
3 'include
4 'include
5 module amp2x_diff(vip, vin, vdd, vss, vop, von);
6     input vdd, vss, vip, vin;
7     output vop, von;
8     electrical vdd, vss, vin, vip, von, vop;
9     analog begin
10         //V(vop, von) <+ 2*V(vip, vin);
11         V(vop) <+ 2*(V(vip) - (V(vip)+V(vin))/2;
12         V(von) <+ 2*(V(vin) - (V(vip)+V(vin))/2;
13     end
14 endmodule
```
Listing 3: Comparator Verilog-A code

```verilog
// VerilogA for highlevel_adc, comparator_diff, veriloga
#include
#include
module comparator_diff(vdd, vss, vin, vip, vrefn, vrefp, vo);
input vdd, vss, vin, vip, vrefn, vrefp;
output vo;
electrical vdd, vss, vin, vip, vrefn, vrefp, vo;
analog begin
if(V(vip, vin) > V(vrefp, vrefn))
V(vo) < +1.5;
else
V(vo) < +0;
end
endmodule
```

Listing 4: Dac Verilog-A code

```verilog
// VerilogA for highlevel_adc, dac_dualresidue_diff, veriloga
#include
#include
module dac_dualresidue_diff(vdd, vss, vref4d4p, vref4d4n, vref3d4p, vref3d4n, vref2d4p, vref2d4n, vref0d4p, vref0d4n, vref1d4p, vref1d4n, vohp, vohn, volp, voln, c1, c0);
input vdd, vss, vref4d4p, vref4d4n, vref3d4p, vref3d4n, vref2d4p, vref2d4n, vref0d4p, vref0d4n, vref1d4p, vref1d4n, vohp, vohn, volp, voln, c1, c0;
output vohp, vohn, volp, voln;
electrical vdd, vss, vref4d4p, vref4d4n, vref3d4p, vref3d4n, vref2d4p, vref2d4n, vref0d4p, vref0d4n, vref1d4p, vref1d4n, vohp, vohn, volp, voln, c1, c0;
real vohpv, vohnv, volpv, volnv;
parameter real tdelay = 0.0;
parameter real trise = 1n;
parameter real tfall = 1n;
analog begin
if(V(c1) < (V(vdd)/2) & V(c0) < (V(vdd)/2))
begin
vohpv = V(vref2d4p);
```
else if (V(c1) < (V(vdd) / 2) && V(c0) > (V(vdd) / 2))

begin
  vohpv = V(vref3d4p);
  vohnv = V(vref3d4n);
  volpv = V(vref1d4p);
  volnv = V(vref1d4n);
end

else if (V(c1) > (V(vdd) / 2) && V(c0) > (V(vdd) / 2))

begin
  vohpv = V(vref4d4p);
  vohnv = V(vref4d4n);
  volpv = V(vref2d4p);
  volnv = V(vref2d4n);
end

V(vohp) <+transition(vohpv, tdelay, trise, tfall);
V(vohn) <+transition(vohnv, tdelay, trise, tfall);
V(volp) <+transition(volpv, tdelay, trise, tfall);
V(voln) <+transition(volnv, tdelay, trise, tfall);
end
endmodule
vref2d8p, vref2d8n, vref0d8p, vref0d8n;

real vcm;

analog begin

V(vref8d8p) <+ VMAX;
V(vref8d8n) <+ VMIN;
V(vref6d8p) <+ vcm + (VMAX-VMIN) * 6/8/2;
V(vref6d8n) <+ vcm - (VMAX-VMIN) * 6/8/2;
V(vref5d8p) <+ vcm + (VMAX-VMIN) * 5/8/2;
V(vref5d8n) <+ vcm - (VMAX-VMIN) * 5/8/2;
V(vref4d8p) <+ vcm + (VMAX-VMIN) * 4/8/2;
V(vref4d8n) <+ vcm - (VMAX-VMIN) * 4/8/2;
V(vref3d8p) <+ vcm + (VMAX-VMIN) * 3/8/2;
V(vref3d8n) <+ vcm - (VMAX-VMIN) * 3/8/2;
V(vref2d8p) <+ vcm + (VMAX-VMIN) * 2/8/2;
V(vref2d8n) <+ vcm - (VMAX-VMIN) * 2/8/2;
V(vref0d8p) <+ vcm;
V(vref0d8n) <+ vcm;

end

endmodule
Listing 6: Sample and hold Verilog-A code

```verilog
// VerilogA for highlevel_adc, samplehold_diff, veriloga

'include "constants.vams"
'include "disciplines.vams"

module samplehold_diff(clk, vip, vin, vop, von);
  input clk, vip, vin;
  output vop, von;
  electrical clk, vip, vin, vop, von;
  real samp, sampn;
  parameter real tdelay=0n;
  parameter real trise=1n;
  parameter real tfall=1n;
  analog begin
    // on Rise edges of clk, sample vin
    @(cross(V(clk)-0.75, 1)) begin
      samp=V(vip);
      sampn=V(vin);
    end
    // assign output
    V(vop) <+ transition( samp, tdelay, trise, tfall);
    V(von) <+ transition( sampn, tdelay, trise, tfall);
  end
endmodule
```
B Charge redistribution control Verilog-A code

Listing 7: Charge redistribution control Verilog-A code

```verilog
// VerilogA forr highlevel_adc, sar_ctrl, veriloga

include "constants.vams"
include "disciplines.vams"
define RISING +1
define FALLING -1

module sar_ctrl(cnt_o, c0, c1, clk, vc4h_h, vc4l_h, vc2h_h, vc2l_h,
    vc1ah_h, vc1al_h, vc1bh_h, vc1bl_h, vc4l_l, vc2h_l, vc2l_l,
    vc1ah_l, vc1al_l, vc1bh_l, vc1bl_l, vcsample, vccm, c0_out,
    c1_out);
input c0, c1, clk;
output cnt_o, vc4h_h, vc4l_h, vc2h_h, vc2l_h, vc1ah_h, vc1al_h,
    vc1bh_h, vc1bl_h, vc4l_l, vc2h_l, vc2l_l, vc1ah_l, vc1al_l,
    vc1bh_l, vc1bl_l, vcsample, vccm, c0_out, c1_out;
electrical cnt_o, c0, c1, clk, vc4h_h, vc4l_h, vc2h_h, vc2l_h,
    vc1ah_h, vc1al_h, vc1bh_h, vc1bl_h, vc4l_l, vc2h_l, vc2l_l,
    vc1ah_l, vc1al_l, vc1bh_l, vc1bl_l, vcsample, vccm, c0_out,
    c1_out;
parameter real vhi=1.5;
parameter real vlo=0.0;
parameter real tdelay=0.0;
parameter real trise=1n;
integer cnt;
real c0_reg, c1_reg;
real cnt_ov, vc4h_lv, vc4l_lv, vc2h_lv, vc2l_lv, vc1ah_lv, vc1al_lv,
    vc1bh_lv, vc1bl_lv, vc4l_lv, vc2h_lv, vc2l_lv, vc1ah_lv,
    vc1al_lv, vc1bh_lv, vc1bl_lv, vcsample, vccmv, c0_outv,
    c1_outv;

analog begin
    @(initial_step( , , , )) begin
        cnt=3;
    end

    @(cross(V(clk)-vhi/2, ‘RISING)) begin
        if (cnt==1) begin
            c1_reg=V(c1);
            c0_reg=V(c0);
        end
        cnt=(cnt+1)%4;
    end

cnt_ov=cnt;
```

VI
c0_outv=c0_reg;
c1_outv=c1_reg;

if(cnt==0) begin //generate comparator voltages
    vc4h_hv=vhi;
    vc4l_hv=vlo;
    vc2h_hv=vlo;
    vc2l_hv=vhi;
    vc1ah_hv=vhi;
    vc1al_hv=vlo;
    vc1bh_hv=vlo;
    vc1bl_hv=vhi;
    vc4h_lv=vlo;
    vc4l_lv=vhi;
    vc2h_lv=vhi;
    vc2l_lv=vlo;
    vc1ah_lv=vlo;
    vc1al_lv=vlo;
    vc1bh_lv=vlo;
    vc1bl_lv=vhi;
    vcsamplev=vhi;
    vccmv=vlo;
end
else if (cnt==1) begin //compare
    vc4h_hv=vlo;
    vc4l_hv=vlo;
    vc2h_hv=vlo;
    vc2l_hv=vlo;
    vc1ah_hv=vlo;
    vc1al_hv=vlo;
    vc1bh_hv=vlo;
    vc1bl_hv=vlo;
    vc4h_lv=vlo;
    vc4l_lv=vlo;
    vc2h_lv=vlo;
    vc2l_lv=vlo;
    vc1ah_lv=vlo;
    vc1al_lv=vlo;
    vc1bh_lv=vlo;
    vc1bl_lv=vlo;
    vcsamplev=vlo;
    vccmv=vhi;
end
else if (cnt==2) begin // generate output voltages
  if (c0_reg<vhi/2 && c1_reg < vhi/2) begin //0
    vc4h_hv=vhi;
    vc4l_hv=vlo;
    vc2h_hv=vhi;
    vc2l_hv=vlo;
    vc1ah_hv=vhi;
    vc1ah_vl=vlo;
    vc1bh_hv=vhi;
    vc1bh_vl=vlo;

    vc4h_lv=vlo;
    vc4l_lv=vhi;
    vc2h_lv=vhi;
    vc2l_lv=vlo;
    vc1ah_lv=vhi;
    vc1ah_vl=vlo;
    vc1bh_lv=vhi;
    vc1bh_vl=vlo;
  
    vc4h_lv=vlo;
    vc4l_lv=vhi;
    vc2h_lv=vhi;
    vc2l_lv=vlo;
    vc1ah_lv=vhi;
    vc1ah_vl=vlo;
    vc1bh_lv=vhi;
    vc1bh_vl=vlo;
  
    vcsamplev=vhi;
    vccmv=vlo;
  end
else if (c0_reg>vhi/2 && c1_reg < vhi/2) begin //2
  if (c0_reg>vhi/2 && c1_reg < vhi/2) begin //0
    vc4h_hv=vhi;
    vc4l_hv=vlo;
    vc2h_hv=vhi;
    vc2l_hv=vlo;
    vc1ah_hv=vhi;
    vc1ah_vl=vlo;
    vc1bh_hv=vhi;
    vc1bh_vl=vlo;

    vc4h_lv=vlo;
    vc4l_lv=vhi;
    vc2h_lv=vhi;
    vc2l_lv=vlo;
    vc1ah_lv=vhi;
    vc1ah_vl=vlo;
    vc1bh_lv=vhi;
    vc1bh_vl=vlo;
  
    vcsamplev=vhi;
    vccmv=vlo;
  end
else if (c0_reg>vhi/2 && c1_reg > vhi/2) begin //4
  if (c0_reg>vhi/2 && c1_reg > vhi/2) begin //0
    vc4h_hv=vhi;
    vc4l_hv=vlo;
    vc2h_hv=vlo;
    vc2h_hv=vlo;
  
    vcsamplev=vhi;
    vccmv=vlo;
  end
vc2l hv=vhi;
vc1ah hv=vlo;
vc1al hv=vhi;
vc1bh hv=vlo;
vc1bl hv=vhi;
vc4h lv=vlo;
vc4l lv=vhi;
vc2h lv=vlo;
vc2l lv=vhi;
vc1ah lv=vlo;
vc1al lv=vhi;
vc1bh lv=vlo;
vc1bl lv=vhi;
vcsamplev=vhi;
vccmv=vlo;
end
end
else if (cnt==3) begin //set output
vc4h hv=vlo;
vc4l hv=vlo;
vc2h hv=vlo;
vc2l hv=vlo;
vc1ah hv=vlo;
vc1al hv=vlo;
vc1bh hv=vlo;
vc1bl hv=vlo;
vc4h lv=vlo;
vc4l lv=vlo;
vc2h lv=vlo;
vc2l lv=vlo;
vc1ah lv=vlo;
vc1al lv=vlo;
vc1bh lv=vlo;
vc1bl lv=vlo;
vcsamplev=vlo;
vccmv=vhi;
end
//set all outputs
V(vc4h_h) <+ transition(vc4h_hv , tdelay, trise, tfall);
V(vc4l_h) <+ transition(vc4l_hv , tdelay, trise, tfall);
V(vc2h_h) <+ transition(vc2h_hv , tdelay, trise, tfall);
V(vc2l_h) <+ transition(vc2l_hv , tdelay, trise, tfall);
V(vc1ah_h) <+ transition(vc1ah_hv, tdelay, trise, tfall);
V(vc1al_h) <+ transition(vc1al_hv, tdelay, trise, tfall);
V(vc1bh_h) <+ transition(vc1bh_hv, tdelay, trise, tfall);
V(vc1bl_h) <+ transition(vc1bl_hv, tdelay, trise, tfall);
V(vc4h_l) <+ transition(vc4h_lv, tdelay, trise, tfall);
V(vc4l_l) <+ transition(vc4l_lv, tdelay, trise, tfall);
V(vc2h_l) <+ transition(vc2h_lv, tdelay, trise, tfall);
V(vc2l_l) <+ transition(vc2l_lv, tdelay, trise, tfall);
V(vc1ah_l) <+ transition(vc1ah_lv, tdelay, trise, tfall);
V(vc1al_l) <+ transition(vc1al_lv, tdelay, trise, tfall);
V(vc1bh_l) <+ transition(vc1bh_lv, tdelay, trise, tfall);
V(vc1bl_l) <+ transition(vc1bl_lv, tdelay, trise, tfall);
V(vcsample) <+ transition(vcsamplev, tdelay, trise, tfall);
V(vccm) <+ transition(vccmv, tdelay, trise, tfall);
V(c1_out) <+ transition(c1_outv, tdelay, trise, tfall);
V(c0_out) <+ transition(c0_outv, tdelay, trise, tfall);
V(cnt_o) <+ transition(cnt_ov, tdelay, trise, tfall);
end
endmodule
### Listing 8: Charge redistribution and CBSC control Verilog-A code

```verilog-a
// VerilogA for high level, adc, sar_ctrl, veriloga
#include "constants.vams"
#include "disciplines.vams"
#define RISING +1
#define FALLING -1
module sar_ctrl (cnt_o, c0, c1, clk, vc4h, vc4l, vc2h, vc2l, vc1ah, vc1al, vc1bh, vc1bl, vc4h, vc4l, vc2h, vc2l, vc1ah, vc1al, vc1bh, vc1bl, vc4h, vc4l, vc2h, vc2l, vc1ah, vc1al, vc1bh, vc1bl, vcsample, vccm, c0_out, c1_out, sync, cbpsc_samp, cbpsc_rst, cbpsc_feedback, cbpsc_current);
input c0, c1, clk, sync;
output cnt_o, vc4h, vc4l, vc2h, vc2l, vc1ah, vc1al, vc1bh, vc1bl, vc4h, vc4l, vc2h, vc2l, vc1ah, vc1al, vc1bh, vc1bl, vcsample, vccm, c0_out, c1_out, cbpsc_samp, cbpsc_rst, cbpsc_feedback, cbpsc_current;
parameter real vhi = 1.5;
parameter real vlo = 0.0;
parameter real tdelay = 0.0;
parameter real trise = 1n;
parameter real tfall = 1n;
integer cnt;
real c0_reg, c1_reg;
real cnt_ov, vc4h, vc4l, vc2h, vc2l, vc1ah, vc1al, vc1bh, vc1bl, vc4h, vc4l, vc2h, vc2l, vc1ah, vc1al, vc1bh, vc1bl, vcsample, vccm, c0_outv, c1_outv,
cbpsc_sampv, cbpsc_rstv, cbpsc_feedbackv, cbpsc_currentv;
analog begin
  @(initial_step(, , , , )) begin
    cnt = 0;
  end
  @(cross(V(clk) - vhi/2, 'RISING)) begin
    if (cnt == 1) begin
      c1_reg = V(c1);
      c0_reg = V(c0);
    end
    if (V(sync) > vhi/2) begin
      // Code continues here...
    end
  end
end
```

C  Charge redistribution and CBSC control Verilog-A code
cnt = 0;

else begin
    cnt = (cnt + 1);
end

cnt_ov = cnt;
c0_outv = c0_reg;
c1_outv = c1_reg;

if (cnt == 0) begin // generate comparator voltages
    vc4h hv = vhi;
    vc4l lv = vlo;
    vc2h hv = vhi;
    vc2h lv = vlo;
    vc1ah hv = vhi;
    vc1al hv = vlo;
    vc1bh hv = vlo;
    vc1bl hv = vhi;
    vc4h lv = vlo;
    vc4l lv = vhi;
    vc2h lv = vhi;
    vc2l lv = vlo;
    vc1ah lv = vhi;
    vc1al lv = vlo;
    vc1bh lv = vlo;
    vc1bl lv = vhi;
    vcsamplev = vhi;
    vccmv = vlo;

// CBSC control signals
    cbsc_sampv = vhi;
    cbsc_rstv = vhi;
    cbsc_feedbackv = vlo;
    cbsc_currentv = vlo;
end

else if (cnt == 1) begin // compare
    vc4h hv = vlo;
    vc4l hv = vlo;
    vc2h hv = vlo;
    vc2l hv = vlo;
    vc1ah hv = vlo;
    vc1al hv = vlo;
    vc1bh hv = vlo;
    vc1bl hv = vlo;

XII
vc1bl_hv=vlo;
vc4h_lv=vlo;
vc4l_lv=vlo;
vc2h_lv=vlo;
vc2l_lv=vlo;
vc1ah_lv=vlo;
vc1al_lv=vlo;
vc1bl_lv=vlo;

vc4h_lv=vlo;
vc4l_lv=vlo;
vc2h_lv=vlo;
vc2l_lv=vlo;
vc1ah_lv=vlo;
vc1al_lv=vlo;
vc1bl_lv=vlo;

vc1bl_hv=vlo;
vc4h_lv=vlo;
vc4l_lv=vlo;
vc2h_lv=vlo;
vc2l_lv=vlo;
vc1ah_lv=vlo;
vc1al_lv=vlo;
vc1bl_lv=vlo;

vc1ah_lv=vlo;
vc1al_lv=vlo;
vc1bh_lv=vlo;
vc1bl_lv=vlo;

vc4h_lv=vlo;
vc4l_lv=vlo;
vc2h_lv=vlo;
vc2l_lv=vlo;
vc1ah_lv=vlo;
vc1al_lv=vlo;
vc1bh_lv=vlo;
vc1bl_lv=vlo;

vc4h_lv=vlo;
vc4l_lv=vlo;
vc2h_lv=vlo;
vc2l_lv=vlo;
vc1ah_lv=vlo;
vc1al_lv=vlo;
vc1bh_lv=vlo;
vc1bl_lv=vlo;

vcsamplev=vlo;
vc4h_lv=vlo;
vc4l_lv=vlo;
vc2h_lv=vlo;
vc2l_lv=vlo;
vc1ah_lv=vlo;
vc1al_lv=vlo;
vc1bh_lv=vlo;
vc1bl_lv=vlo;

cbsc_samplev=vhi;
cbsc_rstv=vhi;
cbsc_feedbackv=vlo;
cbsc_currentv=vlo;

// CBSC control signals
end

else if (cnt==2||cnt==3) begin // generate output voltages
if (c0_reg<vhi/2 && c1_reg < vhi/2) begin //0
vc4h_hv=vhi;
vc4l_hv=vlo;
vc2h_hv=vhi;
vc2l_hv=vlo;
vc1ah_hv=vhi;
vc1al_hv=vlo;
vc1bh_hv=vhi;
vc1bl_hv=vlo;

vc4h_lv=vlo;
vc4l_lv=vhi;
vc2h_lv=vhi;
vc2l_lv=vlo;
vc1ah_lv=vhi;
vc1al_lv=vlo;
vc1bh_lv=vhi;
vc1bl_lv=vlo;

vcsamplev=vhi;
vc4h_lv=vlo;
vc4l_lv=vhi;
vc2h_lv=vhi;
vc2l_lv=vlo;
vc1ah_lv=vhi;
vc1alLv=vlo;
vc1bh_lv=vhi;
vc1bl_lv=vlo;

end
else if (c0_reg>vhi/2 && c1_reg < vhi/2) begin //2
vc4h_hv=vhi;
vc4l_hv=vlo;
vc2h_hv=vhi;
vc2l_hv=vlo;
vc1ah_hv=vhi;
vc1alLv=vlo;
vc1bh_lv=vhi;
vc1bl_lv=vlo;

vcsamplev=vhi;
vc4h_lv=vlo;
vc4l_lv=vhi;
vc2h_lv=vhi;
vc2l_lv=vlo;
vc1ah_hv=vhi;
vc1alLv=vlo;
vc1bh_lv=vhi;
vc1bl_lv=vlo;

vc2l_hv=vlo;
vclah_hv=vlo;
vclah_hv=vhi;
vc1bh_hv=vlo;
vc1bl_hv=vhi;
vc4h_lv=vlo;
v4l_hv=vhi;
vc2h_lv=vhi;
vc2l_lv=vlo;
vclah_lv=vlo;
vclal_lv=vhi;
vclbh_lv=vlo;
vclbl_lv=vhi;
vcsamplev=vhi;
vccmv=vlo;
end
else if (c0_reg>vhi/2 && c1_reg > vhi/2) begin //4
vc4h_hv=vhi;
v4l_hv=vlo;
v2h_hv=vlo;
v2l_hv=vhi;
vclah_hv=vhi;
vclal_hv=vhi;
vclbh_hv=vlo;
vclbl_hv=vhi;
vc4h_lv=vlo;
v4l_lv=vhi;
v2h_lv=vlo;
v2l_lv=vhi;
vclah_lv=vlo;
vclal_lv=vhi;
vclbh_lv=vlo;
vclbl_lv=vhi;
vcsamplev=vhi;
vccmv=vlo;
end
// CBSC control signals
cbsc_sampv=vhi;
cbsc_rstv=vhi;
cbsc_feedbackv=vlo;
cbsc_currentv=vlo;
end
else if (cnt==4) begin  // set output
  vc4h_hv=vlo;
  vc4l_hv=vlo;
  vc2h_hv=vlo;
  vc2l_hv=vlo;
  vc1ah_hv=vlo;
  vc1al_hv=vlo;
  vc1bh_hv=vlo;
  vc1bl_hv=vlo;
  vc4h_lv=vlo;
  vc4l_lv=vlo;
  vc2h_lv=vlo;
  vc2l_lv=vlo;
  vc1ah_lv=vlo;
  vc1al_lv=vlo;
  vc1bh_lv=vlo;
  vc1bl_lv=vlo;
  vcsamplev=vlo;
  vccmv=vhi;
  // CBSC control signals
  cbsc_sampv=vhi;
  cbsc_rstv=vhi;
  cbsc_feedbackv=vlo;
  cbsc_currentv=vlo;
end
else if (cnt==5) begin
  vc4h_hv=vhi;
  vc4l_hv=vlo;
  vc2h_hv=vlo;
  vc2l_hv=vhi;
  vc1ah_hv=vhi;
  vc1al_hv=vlo;
  vc1bh_hv=vlo;
  vc1bl_hv=vhi;
  vc4h_lv=vlo;
  vc4l_lv=vhi;
  vc2h_lv=vhi;
  vc2l_lv=vlo;
  vc1ah_lv=vhi;
  vc1al_lv=vhi;
  vc1bh_lv=vlo;
  vc1bl_lv=vlo;
vc1bl veggies = vhi;
vcsample veggies = vhi;
vccmv veggies = vlo;

// CBSC control signals
cbsec sample veggies = vlo;
cbsec rst veggies = vlo;
cbsec feedback veggies = vhi;
cbsec current veggies = vhi;

end

d if (cnt == 6) begin
    vc4h veggies = vhi;
    vc4l veggies = vlo;
    vc2h veggies = vlo;
    vc2l veggies = vhi;
    vc1ah veggies = vhi;
    vc1al veggies = vlo;
    vc1bh veggies = vlo;
    vc1bl veggies = vhi;
    vc4h veggies = vlo;
    vc4l veggies = vhi;
    vc2h veggies = vlo;
    vc2l veggies = vhi;
    vc1ah veggies = vhi;
    vc1al veggies = vlo;
    vc1bh veggies = vlo;
    vc1bl veggies = vhi;

end

d if (cnt == 7) begin
    vc4h veggies = vhi;
    vc4l veggies = vlo;
    vc2h veggies = vlo;
    vc2l veggies = vhi;
    vc1ah veggies = vhi;
    vc1al veggies = vlo;
    vc1bh veggies = vlo;
    vc1bh veggies = vlo;

end

XVI
vc1bl_hv=vhi;
vc4h_lv=vlo;
vc4l_lv=vhi;
vc2h_lv=vhi;
vc2l_lv=vlo;
vc1ah_lv=vhi;
vc1al_lv=vlo;
vc1bh_lv=vlo;
vc1bl_lv=vhi;
vc1ah_lv=vlo;
vc1al_lv=vhi;
vc1bh_lv=vlo;
vc1bl_lv=vhi;
vcsamplev=vhi;
vccmv=vlo;

// CBSC control signals
cbsc_sampv=vlo;
cbsc_rstv=vhi;
cbsc_feedbackv=vhi;

end

else if(cnt==8) begin
vc4h_hv=vhi;
vc4l_hv=vlo;
vc2h_hv=vlo;
vc2l_hv=vhi;
vc1ah_hv=vhi;
vc1al_hv=vlo;
vc1bh_hv=vlo;
vc1bl_hv=vhi;
vc4h_lv=vlo;
vc4l_lv=vhi;
vc2h_lv=vhi;
vc2l_lv=vlo;
vc1ah_lv=vhi;
vc1al_lv=vlo;
vc1bh_lv=vlo;
vc1bl_lv=vhi;
vc1ah_lv=vlo;
vc1al_lv=vhi;

// CBSC control signals
cbsc_sampv=vlo;

end
else if (cnt==9) begin
  vc4h_hv=vhi;
  vc4l_hv=vlo;
  vc2h_hv=vlo;
  vc2l_hv=vhi;
  vc1ah_hv=vhi;
  vc1al_hv=vlo;
  vc1bh_hv=vlo;
  vc1bl_hv=vhi;

  vc4h lv=vlo;
  vc4l lv=vhi;
  vc2h lv=vhi;
  vc2l lv=vlo;
  vc1ah lv=vhi;
  vc1al lv=vlo;
  vc1bh lv=vlo;
  vc1bl lv=vhi;

  vcsamplev=vhi;
  vccmv=vlo;

  // CBSC control signals
  cbsc sampv=vlo;
  cbsc rstv=vlo;
  cbsc feedbackv=vhi;
  cbsc currentv=vlo;
end

// set all outputs

V(vc4h_h) <+ transition(vc4h_hv , tdelay , trise , tfall);
V(vc4l_h) <+ transition(vc4l_hv , tdelay , trise , tfall);
V(vc2h_h) <+ transition(vc2h_hv , tdelay , trise , tfall);
V(vc2l_h) <+ transition(vc2l_hv , tdelay , trise , tfall);
V(vc1ah_h) <+ transition(vc1ah_hv , tdelay , trise , tfall);
V(vc1al_h) <+ transition(vc1al_hv , tdelay , trise , tfall);
V(vc1bh_h) <+ transition(vc1bh_hv , tdelay , trise , tfall);
V(vc1bl_h) <+ transition(vc1bl_hv , tdelay , trise , tfall);

V(vc4h_l) <+ transition(vc4h_lv , tdelay , trise , tfall);
V(vc4l_l) <+ transition(vc4l_lv , tdelay , trise , tfall);
V(vc2h_l) <+ transition(vc2h_lv , tdelay , trise , tfall);
V(vc2l_l) <+ transition(vc2l_lv , tdelay , trise , tfall);
V(vc1ah_l) <+ transition(vc1ah_lv , tdelay , trise , tfall);
V(vc1al_l) <+ transition(vc1al_lv , tdelay , trise , tfall);
V(vc1bh_l) <+ transition(vc1bh_lv , tdelay , trise , tfall);
V(vc1bl_l) <+ transition(vc1bl_lv , tdelay , trise , tfall);
V(vcsample) <+ transition(vcsamplev , tdelay , trise , tfall);
V(vccm) <+ transition(vccmv , tdelay , trise , tfall);
V(cl_out) <+ transition(cl_outv , tdelay , trise , tfall);
V(c0_out) <+ transition(c0_outv , tdelay , trise , tfall);
V(cnt_o) <+ transition(cnt_ov , tdelay , trise , tfall);
V(cbsc_samp) <+ transition(cbsc_sampv , tdelay , trise , tfall);
V(cbsc_rst) <+ transition(cbsc_rstv , tdelay , trise , tfall);
V(cbsc_feedback) <+ transition(cbsc_feedbackv , tdelay , trise , tfall);
V(cbsc_current) <+ transition(cbsc_currentv , tdelay , trise , tfall);
end
endmodule
D Matlab code for calculations of dynamic parameters

Listing 9: Matlab code for calculations of dynamic parameters

```matlab
function [ENOB, SINAD]= dyn_calc(x, Fs, bit)
L=length(x);
t=(0:L-1)/Fs;
figure(1)
plot(Fs*t(1:50),x(1:50))
title('
xlabel(''
time (milliseconds)''
NFFT = 2^((nextpow2(L)-1)); \% Next power of 2 from length of y
x=x(L-NFFT:L);
Y = fft(x,NFFT)/NFFT/2^bit;
P=abs(Y.*Y);
f = Fs/2*linspace(0,1,NFFT/2+1);
fin=0;
spanh=2;
[devnull,index_fin]=max(P(1+spanh:NFFT))
index_fin=index_fin+spanh
fin=f(index_fin)
P=abs(Y.*Y);
Pdc=sum(P(1:1+spanh))
Ps=sum(P(index_fin-spanh:index_fin+spanh))
Pharm=zeros(1,7);
for i=2:7
if (index_fin*i -spanh< NFFT/2)
if (index_fin*i+spanh<NFFT/2)
    Pharm(i)=sum(P(index_fin*i-spanh:index_fin*i+spanh));
else
    Pharm(i)=sum(P(index_fin*i-spanh:NFFT/2));
end
end
Ph=sum(Pharm)
Pn=sum(P(1:NFFT/2+1))-Ps-Pdc-Ph
SNR=10*log10(Ps/Pn)
THD=10*log10(Ph/Ps)
SNDR=10*log10(Ps/(Pn+Ph))
SINAD=10*log10(((Ps+Pn+Ph)/(Pn+Ph))
ENOB=(SNDR-1.76)/6.02
```

XX
SFDR = 10 * log10(P_s) - 10 * log10(max(Pharm))

% Plot single-sided amplitude spectrum.

length(Y)

for i = 1:length(Y)
    if Y(i) == 0 && i > 1
        Y(i) = Y(i - 1);
    elseif Y(i) == 0 && i == 1
        Y(i) = 1e-9;
    end
end

P = abs(Y.*Y);
figure(2)
plot(f, 10 * log10((2 * abs(P(1:NFFT/2+1)))) - 10 * log10(P_s))

xlabel('Frequency (Hz)')
ylabel('|Y(f)|')

return

end
E  Schematic of the Converter stage

Figure 17: Schematic of the Converter stage
F  Schematic of the Dual-residue stage

Figure 18: Schematic of the Dual-residue stage