A sub-1µW, 16kHz Current-Mode SAR-ADC for Neural Spike Recording

Bård Haaheim

Master of Science in Electronics
Submission date: August 2011
Supervisor: Trond Ytterdal, IET
Co-supervisor: Timothy Constandinou, Imperial College

Norwegian University of Science and Technology
Department of Electronics and Telecommunications
Problem description

The candidate is to develop an ultra-low-power analogue-to-digital converter (ADC) for single channel neuron spike recording using a commercially-available 0.18µm CMOS technology. A key requirement is that the circuit occupies a compact silicon area to allow for scalability within an array. Specifically, it is envisaged that the analogue front-end will be confined to the footprint of a neural probe, which must be scalable up to 100's of channels.

For this project, the candidate must become familiar with the field of neurotechnology and specifically regarding neuron spike recording. A good understanding of the dynamics of neural signals, and challenges brought on by the electrode-electrolyte interface would give good insight into defining the ADC specifications and in revealing potential improvements.

Both the choice of topology and implementation are left to the candidate, although it is required to be Nyquist-rate to allow for an asynchronous system architecture. A successful outcome would have a performance comparable to the state-of-the-art with the design tolerant to process variation to achieve a 3σ production yield. A full-custom layout will be submitted for fabrication in the target technology.
Preface

In Autumn 2010 I was invited to work at Imperial College under Dr. Timothy Constandinou as a part of a research team aiming to develop an ultra low power implantable platform for the next generation neural interfaces. Recent advances in technology combined with a ground breaking concept for neural spike sorting on-chip was the foundation of this project motivated by the need of providing easy to use neuralgic tools paving the way for new treatments of conditions currently suffering from extensive clinical burdens. The project, spanning over several years, was in an initial phase emphasizing experimental design and creative thinking my participation concerned and has therefore dynamically changed while it has progressed. My work omitted the front-end analogue to digital converter started as the project of course TFE4540 at NTNU. For convenience, the main content of this project has been incorporated into this paper [22].
Acknowledgements

I would like to direct my sincere thanks to Dr. Timothy Constandinou for all the encouragement and useful guidance through the project, but also for enabling this cooperation between colleges and letting me take part in his research team. Further I would like to thank the neural team consisting of Dr. Amir Eftekhar, Song Luan, Sivylla Paraskevopoulou and Ian Williams for the feedback, ideas and moral support. A special thanks goes to Song Luan for his many helps and discussions.

Also, I would like to thank my professor and advisor at NTNU, Trond Ytterdal for all guidance and past-on wisdom, but also for being extremely helpful and flexible, using his network to provide me a project abroad.

Last, but not least, I would like to thank my office sharers at NTNU, Daniel Aasbo, Torbjørn Løvseth Finney, Carolina Fiorella Inche Velezmoro, Kjetil Kvalø and Marius Lind Volstad for fun times, good discussions and moral support over the last years.
Abstract

This thesis presents an ultra-low-power 8-bit asynchronous current-mode successive approximation (SAR) ADC for single channel neuron spike recording. The novel design exploits current mode operating in weak inversion for high power efficiency and is designed to operate at a 1.8V supply. The ADC is running at a 16kHz sampling frequency using under 1µW of power, though is adjustable using the featured calibration registers. A finished layout is presented, occupying less than 0.078mm². Linear operation through mismatch and process variations is obtained using a current calibration circuit connected to both the current mode DAC and all the biases. This ensures $INL < \pm 0.5$ and $DNL < \pm 1$, yielding no missing codes and a $3\sigma$ production yield. Calibration is needed because of the relatively large mismatch caused by sub-threshold operation of the current mirrors. The design also offers a newly developed current comparator with high resolution and fast settling relative to the current level and is comparable with other state-of-the-art solutions, though still feature some voltage scaling issues left for future work.
Contents

Abstract ........................................................................ VII
Contents ....................................................................... XI
List of Figures ............................................................. XIV
List of Tables ............................................................... XV
Acronyms ...................................................................... XVII

1 Introduction ............................................................... 1

2 Neural Science and ADC requirements ......................... 3
  2.1 Neuron Signals ....................................................... 3
  2.2 The next generation neuron interfaces ......................... 5
  2.3 Limitations ........................................................... 5
  2.4 This project .......................................................... 6
  2.5 ADC requirements ............................................... 7

3 Background ............................................................... 9
  3.1 Topology .............................................................. 9
  3.2 Current Mirror ...................................................... 11
    3.2.1 Topologies .................................................... 11
    3.2.2 Noise .......................................................... 12
    3.2.3 Frequency response ......................................... 12
    3.2.4 Mismatch .................................................... 13
    3.2.5 Absolute Accuracy and dynamic range ................. 15
  3.3 Converter Performance Characteristics ..................... 17
  3.4 Current Comparator ............................................... 17
    3.4.1 Implementations ............................................. 18
  3.5 Current Mode DAC ............................................... 21
    3.5.1 Performance Limitations ................................. 23
B Ocean Scripts  
B.1 Current Mirror ........................................ 75  
B.2 ADC Core ............................................. 76  
B.3 Calibration Register ................................... 78  
B.4 iDAC ................................................. 81  

C Matlab Code  
C.1 iDAC ................................................. 83  
C.2 ADC Core ............................................. 84  
C.3 iComp input impedance ................................ 85  

D Pin overview  

E Measurements  
E.1 Current Mirror ........................................ 89  
E.1.1 DR .................................................... 91  
E.1.2 AC .................................................... 92  
E.1.3 Noise .................................................. 93  
E.1.4 Leakage ............................................... 94  
E.1.5 MC ..................................................... 95
List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>Neural recording from a cat motor cortex using Utah Electrode Array and CMOS amplifier.</td>
<td>4</td>
</tr>
<tr>
<td>2.2</td>
<td>The 100-electrode silicon-based Utah Electrode array measuring $4 \times 4 \times 1.5 \text{mm}^3$</td>
<td>5</td>
</tr>
<tr>
<td>2.3</td>
<td>System overview</td>
<td>7</td>
</tr>
<tr>
<td>3.1</td>
<td>Comparison of recent published ADCs in performance of interest</td>
<td>10</td>
</tr>
<tr>
<td>3.2</td>
<td>General SAR ADC system overview</td>
<td>11</td>
</tr>
<tr>
<td>3.3</td>
<td>SCM with compensation resistor for bandwidth enhancement</td>
<td>13</td>
</tr>
<tr>
<td>3.4</td>
<td>Principle of current comparison</td>
<td>18</td>
</tr>
<tr>
<td>3.5</td>
<td>Multilevel input impedance current comparator</td>
<td>20</td>
</tr>
<tr>
<td>3.6</td>
<td>Common implementation of a current mode DAC</td>
<td>22</td>
</tr>
<tr>
<td>3.7</td>
<td>Current splitting technique I</td>
<td>23</td>
</tr>
<tr>
<td>3.8</td>
<td>Current splitting technique II</td>
<td>23</td>
</tr>
<tr>
<td>4.1</td>
<td>SCM Mismatch - 3D model</td>
<td>27</td>
</tr>
<tr>
<td>4.2</td>
<td>SCM Mismatch - Side projection in log-scale</td>
<td>28</td>
</tr>
<tr>
<td>5.1</td>
<td>System level design for the current mode SAR ADC</td>
<td>32</td>
</tr>
<tr>
<td>5.2</td>
<td>Digital circuit used to realize the SAR algorithm and output registers</td>
<td>33</td>
</tr>
<tr>
<td>5.3</td>
<td>Impulse Generator</td>
<td>34</td>
</tr>
<tr>
<td>5.4</td>
<td>Threshold detecting amplifier</td>
<td>35</td>
</tr>
<tr>
<td>5.5</td>
<td>Current Comparator</td>
<td>36</td>
</tr>
<tr>
<td>5.6</td>
<td>Current Comparator</td>
<td>37</td>
</tr>
<tr>
<td>5.7</td>
<td>Bias Generator</td>
<td>38</td>
</tr>
<tr>
<td>5.8</td>
<td>Calibration circuit for MSB</td>
<td>38</td>
</tr>
<tr>
<td>5.9</td>
<td>Calibration circuit for bit 2-6, though all with different bias-voltages applied</td>
<td>39</td>
</tr>
<tr>
<td>5.10</td>
<td>calibration register</td>
<td>40</td>
</tr>
<tr>
<td>5.11</td>
<td>Current input/output stage</td>
<td>41</td>
</tr>
</tbody>
</table>
List of Tables

2.1 ADC system requirements ........................................... 8
3.1 Output resistance of the four most common current mirrors ... 16
5.1 Register overview .................................................... 40
6.1 Layout explanation ................................................... 45
7.1 Power Consumption ................................................... 50
7.2 Selected sweep parameters and their values for corner analysis 50
7.3 Static power consumption of the register module ................ 50
7.4 Mismatch and process deviation of the reference currents .... 51
7.5 Calibration current specifications .................................. 52
7.6 Performance summary of the iDAC-module ....................... 53
7.7 Logistic regression parameters ..................................... 54
7.8 Mismatch and process deviations of the iComp-module ......... 54
7.9 Current comparator specifications .................................. 54
7.10 Mismatch and process deviations of the ImpGen-module ....... 55
8.1 Comparison of low power ADCs ................................... 57
A.1 Assigned error to each iDAC branch ............................... 73
D.1 ADC pin overview ................................................... 88
E.1 Summary of simulation results of the different topologies at scaling 1:1 at MSB ............................................... 95
Acronyms

ADC analogue-to-digital converter
CCM cascoded current mirror
CMOS complementary metal-oxide-semiconductor
DAC digital-to-analogue converter
DNL differential nonlinearity
DR dynamic range
DSP digital signal processor
ENOB effective number of bits
EEPROM Electrically erasable programmable read-only memory
FOM figure of merit
INL integral nonlinearity
IWCM Improved Wilson current mirror
KCL Kirchhoff’s current law
LNA low noise amplifier
LPF local field potential
MOSFET metal-oxide-semiconductor field-effect transistor
OPAMP Operational amplifier
OTA operational transconductance amplifier
PGA programmable gain amplifier

XVII
<table>
<thead>
<tr>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PTAT</td>
<td>proportional to absolute temperature</td>
</tr>
<tr>
<td>SNR</td>
<td>signal-to-noise ratio</td>
</tr>
<tr>
<td>SAR</td>
<td>successive approximation</td>
</tr>
<tr>
<td>SCM</td>
<td>simple current mirror</td>
</tr>
<tr>
<td>TDA</td>
<td>threshold detecting amplifier</td>
</tr>
<tr>
<td>WCM</td>
<td>Wilson current mirror</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction

With ever-advancing trends in microelectronics, researchers are now innovating analytical tools for the in-vivo measurements of neuron activity. They are developing next generation neural interfaces for totally-implantable devices that use bio-telemetries for the transmission of both power and data. Such links require digitised signals for efficient and reliable data transmission therefore introducing the need for on-chip analogue-to-digital converters (ADCs). Traditionally, such systems use single, multiplexed ADCs that are time-shared [7, 24, 41], whereas this thesis offers single-channel implementations allowing for an efficient and easily-scalable system. These solutions are also commonly using charge redistribution voltage-mode successive approximation (SAR) ADCs despite current mode converters are now demonstrating excellent characteristics and in particular, high resource efficiency (power and area) [1, 2, 17]. This thesis presents an ultra low power 8-bit asynchronous current-mode SAR ADC implemented in a commercially-available 0.18\( \mu \)m CMOS technology intended for neural spike recording. Exploiting current mode, the requirement of small area is ensured featuring 16kHz sampling frequency.

The paper is organized as follows: Chapter 2 explains the challenges and the nature of neural signal recording together with the conceptual technique of on-chip neural spike sorting. Chapter 3 covers the theory behind applied techniques and design, while chapter 4 describes the design process. Chapter 5 describes the final implementation while chapter 6 briefly presents the final layout. Chapter 7 presents all simulated data and obtained results, while chapter 8 makes an analysis and discussion of the project. Chapter 9 concludes the report, summarizing the whole project.
Chapter 2

Neural Science and ADC requirements

Neural spike recording is not a new scientific area, but has existed over half a century. Already conducted experiments yield profound insights into brain function and how this complex system is affected by neurological injuries and diseases while recent years research have brought systems like Deep Brain Stimulator and Cochlear Implants helping thousands of patients worldwide [37, 45]. However, despite considerable advances in electrode technologies, the ability to interface digital microelectronics with the brain at the level of individual neurons is at present severely limited. To be able to mimic complex brain functions like moving limbs or preventing seizures, individual neuron recording and stimulation in numbers of hundreds are required. This aims to make new therapeutic avenues available to neurologists battling until now untreatable conditions among Huntington’s, Parkinson’s and Alzheimer’s disease, spinal cord injuries and epilepsy to name a few. To better understand the design challenges regarding neuron spike recording a brief presentation of signal characteristics and recording methods will be explained in the following.

2.1 Neuron Signals

The analogue voltage potential of a neuron exhibits larger fluctuations whenever the neuron fires a signal. This manifests as a voltage pulse usually in
range of $50−200\mu V$ over a $1−5\mu s$ period of time. Each neuron has its own signature within the $300Hz−5kHz$ signal range, though the noisy background makes them hard to distinguish. A typical signal is shown in figure 2.1 and is showing three spikes at $\sim100\mu s, \sim140\mu s$ and $\sim180\mu s$ respectively [25]. Because the neurons are in close proximity of each other surrounded in dielectric material, the DC potential is correlated to the global brain activity resulting in unpredictable variations in frequencies below $300Hz$, also known as local field potentials (LPFs). This can also be seen in the figure. Figure 2.2 on the next page is showing the recording probe array. The LPFs are easily detected by commercially available technologies and contain information of general activity in regions of the brain. Understanding and interacting with the neuron spikes on the other hand, though unclear, scientists widely believe that it will give access to complete control of the body, though still severely limited due to its complexity [19].

At the present, arrays of electronic probes inserted into the brain tissue have no guaranty to the proximity to the actual neurons, making single probes (referred to as a channel,) picking up signals from several neurons. The average is $3.4 \pm 1.5$ per channel. This severely increases the complexity of systems intended for neuron spike detection as a single probe needs to be able to distinguish several neurons from each other to detect activity. The interval of which a neuron fires is also changing. While the average is around $50Hz$, burst up at $300Hz$ are possible.

![Figure 2.1: Neural recording from a cat motor cortex using Utah Electrode Array and CMOS amplifier.](image)
2.2 The next generation neuron interfaces

Several wired solutions for multi-channel recording and stimulation systems have been created in the past. However, the wiring limits movement, increases the risk of infections and severe complications in addition to increase tissue regeneration changing the characteristics. In all, due to the severe exposure of the system, supervision is required at all times in addition to limited and often corrupted data because of external factors interfering with the sensitive nodes. The key factor for the next generation neuron interfaces is therefore wireless telemetry for both power and signal transfer to totally isolate the system. The required number of channels are unknown, though in-vivo measurements have shown that tens to hundreds are required to monitor simple body functions like moving a limb. For future research, it is therefore important not to restrict the data acquiring, but to enable an as broad spectre as possible leaving the requirement of a highly scalable channel count. Later projects have encountered these challenges [7, 24, 41] while in-vivo measurements still have yet to be conducted, most projects in their early stages.

2.3 Limitations

The key challenges for the system implementation are power and area. Preliminary studies have shown that approximately 10mW of power can safely
be dissipated using a system measuring $6 \times 6 \times 2\text{mm}^3$ attached to the Utah array [25]. The main issue arising with limited power is the available bandwidth of the wireless link as the intended high channel count leads to raw data generation far higher than possible transmission rates. There exist several techniques for data reduction which exploit compression, signal redundancy and/or level of abstraction [19] though the next generation systems will need to provide high quality signals containing information about which neuron fired at a given time. The process to determine this information is complex and requires high computational force previously performed by powerful external computers.

Concerning area, the whole front-end is restricted to within the boundaries of the probing array. This will both ensure that multiple systems can be put in close proximity to each other while also minimizing invasion and unwanted side effects of electrical signals and heat in other parts of the brain. For the Utah array, 100 channels should be fitted within the $16\text{mm}^2$ area. Other things to consider are tissue regeneration at the probes causing probe characteristics to change over time, leading to continuous calibration requirements.

### 2.4 This project

The strength of this project is the use of a digital spike sorting technique to digitize the spike events. This will reduce the requirements on the wireless link while providing high quality data and for the future support on-chip response to the brain activity, stimulating the nerves back to prevent seizures or similar if necessary. A simplified overview of the system is shown in figure 2.3 on the facing page. The capacitor $C_x$ together with the inherent frequency response of the low noise amplifier (LNA) high-pass filters the input removing the unwanted frequency range from DC to $300\text{Hz}$. The LNA is of band-pass type implementing together with the low-pass filter (LP) also a $5\text{kHz}$ cut-off frequency before amplified by programmable gain amplifier (PGA) adjusting the signal level to the dynamic range (DR) of the ADC. The output of each channel is input into a rolling buffer in the digital signal processor (DSP) using template matching to find spike events. The events are transmitted over the wireless link coded with the channel number and a time-stamp. The templates are created in a calibration period using a high resolution high sampling frequency ADC which data are sent to an external computer for processing. The generated templates are later uploaded to the system. When the system is running in normal mode, the deviation of matches to the
templates are determining if a new calibration if required. However, tissue regeneration is only expected to require daily or weekly adjustments.

Figure 2.3: System overview

2.5 ADC requirements

For this system to work, internal preliminary simulations have shown that the analogue signals need to be digitized at \(16k\text{Samples/s}\) using 8-bit resolution for the DSP's algorithms to work with satisfactorily numbers of false-negatives and false-positives. The power consumption is restricted to \(2\mu W\) though less should be striven as to enable more computational power and options in other parts of the system. The area should be less than \(0.1\text{mm}^2\) to accommodate 100 channels within the boundaries of the Utah array including the reset of the front-end and the input DR should be \(0.9 \pm 0.5V\), the specifications derived in compliance with the neural team. However, the PGA's output can also be a current, removing the last output stage making it a \(g_m\)-source. The sample and hold will be done in voltage-mode after amplification. Table 2.1 on the next page summarizes the requirements.
Table 2.1: ADC system requirements

<table>
<thead>
<tr>
<th>PARAMETERS</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Power Supply</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Voltage</td>
<td></td>
<td>1.75</td>
<td>1.8</td>
<td>1.85</td>
<td>V</td>
</tr>
<tr>
<td>Power</td>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td>µW</td>
</tr>
<tr>
<td><strong>Area</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Analogue front-end</td>
<td>per channel</td>
<td>0.175</td>
<td></td>
<td>0.1</td>
<td>mm²</td>
</tr>
<tr>
<td>ADC estimate</td>
<td>per channel</td>
<td>0.1</td>
<td></td>
<td></td>
<td>mm²</td>
</tr>
<tr>
<td><strong>Accuracy</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Resolution</td>
<td></td>
<td>8</td>
<td></td>
<td></td>
<td>bit</td>
</tr>
<tr>
<td>INL</td>
<td>±0.5</td>
<td>LSB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DNL</td>
<td>±1</td>
<td>LSB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Offset</td>
<td>±0.5</td>
<td>LSB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Timing</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sampling Frequency</td>
<td></td>
<td>16.384</td>
<td></td>
<td></td>
<td>kHz</td>
</tr>
<tr>
<td>Conversion Time</td>
<td></td>
<td>60</td>
<td></td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td><strong>Input/Output</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Range</td>
<td>Voltage Mode</td>
<td>0.4</td>
<td>1.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Range</td>
<td>Current Mode</td>
<td>Optional†</td>
<td>I</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output</td>
<td>Parallel</td>
<td>8</td>
<td></td>
<td></td>
<td>bit</td>
</tr>
<tr>
<td><strong>Other</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Temperature††</td>
<td></td>
<td>20</td>
<td>37</td>
<td>42</td>
<td>°C</td>
</tr>
</tbody>
</table>

† The output of the $g_{m}$-source will be designed after the ADC-requirements

†† Includes testing environment for convenience. The actual requirement is $37 ± 5°C$.
Chapter 3

Background

In this chapter, theory and background material needed to understand this thesis will be explained. However, some basic theory will be assumed known to the reader and of such refers to general books of analogue design and ADCs [12, 26].

3.1 Topology

From previous work [22], the topology was chosen to be a current-mode SAR ADC. The choice was based on figure 3.1 on the following page showing a figure of merit (FOM) versus power plot for recent\(^1\) IEEE publications [1, 2, 8, 9, 16, 17, 20, 27, 29, 32, 35, 36, 38, 42, 44] in addition to be supported by several published papers [17, 40]. The FOM is given by equation 3.1 on the next page, normalized by the term in the parenthesis for technology interdependency. The presented ADCs have resolutions around 8-bits and relatively low sampling frequencies as this is the performance of interest. The figure indicates that current mode SAR ADCs at the moment have the best performance for the given specifications. They are also small compared to their voltage mode counterparts using large capacitors for accurate matching, thus suitable for single channel implementation. For further argumentation

\(^1\)As of October 2010
Figure 3.1: Comparison of recent published ADCs in performance of interest of selected topology it is referred to the term paper.

\[
FOM = \frac{Power}{2^{ENOB} \cdot F_s} \cdot \left(\frac{\gamma \cdot Area}{Technology^2}\right) \tag{3.1}
\]

The main components within a current mode SAR ADC shown in figure 3.2 on the facing page are a current comparator, a sample and hold module, a current mode digital-to-analogue converter (DAC) and some logic. The topology is based on the same fundamentals as its commonly known voltage-mode counterpart (e.g. charge redistributed SAR ADC), though this only needs MOSFET devices in its implementation. This introduces the potential of: (1) reduce the area requirements, (2) reduce power consumption and (3) achieve high speed operation. The digital output is acquired by comparing the input current to a reference current in sequence, for each bit in the selected resolution, adding up to N-cycles per conversion (i.e. a binary search). The reference current is generated by a current mode DAC controlled by the digital logic and is calculated according to equation 3.2. Here, $I_{bias}$ controls the input DR, which makes the power consumption of the DAC module directly proportional to the signal level and thus favourable for low energy signals. The current comparison feeds back to the logic which adjusts the reference current.

\[
I_{DAC} = (b_n \cdot 2^n + b_{n-1} \cdot 2^{n-1} + \ldots + b_1 \cdot 2 + b_0) \cdot I_{bias} \tag{3.2}
\]
In the following, the different parts needed in an implementation of a current mode SAR ADC will be explained, starting with the current mirror as it is a fundamental building block. A note concerning all the analogue circuit parts is that the low overall power consumption results in a nano-ampere current range, yielding weak inversion operation for most devices.

3.2 Current Mirror

The main performance limitations of a current mirror are frequency response, absolute accuracy, noise, mismatch and DR which all are dependent on the topology, transistor size and current level. All will be explained in the following.

3.2.1 Topologies

There exist many topologies for current mirrors though for low power applications, four are most common selected due to accuracy, simplicity, low-voltage operation and widespread usage. These are (1) simple current mirror (SCM), (2) Wilson current mirror (WCM), (3) Improved Wilson current mirror (IWCM), (4) cascoded current mirror (CCM). Active current mirrors make use of amplifiers to drive compensations, feedback loops and/or regulators. This consumes extra power in respect to the data signal and is therefore to be avoided in low power applications if possible, though they have much better specifications otherwise. Other subsequent modes of the previously mentioned mirrors are the use of potential shifted sources of the transistors and extra biasing currents to set stable operation region. All techniques inherent different characteristics, thus trends and brief overviews will be given.
3.2.2 Noise

Noise can be a significant error source for many applications, especially when using low powered signals. However, for current mirrors considering small gain and low frequencies, the added noise is negligible, applying to all mentioned topologies. However, for small lengths and narrow bandwidths at low current levels one has to be careful as the flicker noise could prove significant. Methods to minimize noise are:

1. reduce the gain;
2. augmenting the output impedance;
3. decrease $g_m$ by:
   a. decreasing $W$;
   b. decreasing $I_D$;
   c. increasing $L$.

Moreover, it may seem to be favourable using cascaded gain stages to achieve gain requirements, though for higher values the best way is still direct conversion [4].

3.2.3 Frequency response

Regarding frequency response, the behaviour of the topologies is very different. Mutual design strategies for maximizing the bandwidth are:

1. increasing the quiescent current;
2. decrease $W$ and/or $L$ ($L$ being the dominant parameter);
3. decrease the gain to move the dominant pole imposed by $C_{gs}$ of $M_2$, though the two first must be applied with care as decreasing the output impedance affects the accuracy. Also note that the current frequency response is often not restricted by the current mirror or the output load, but mainly due to the current to voltage (I-V) conversion performed by the load itself. This is setting strict requirements to the load for a given current.

Concerning the topologies, both Wilson mirrors are performing much better than the others and are in general not as affected by larger gains because of their negative feedback compensation [3]. The CCM is the slowest of the presented topologies.

A technique of bandwidth enhancement is to add a resistor between the gates of the mirroring transistors demonstrated with a SCM in figure 3.3 on the facing page. This will effectively change the first-order low-pass filter function of the SCM given in equation 3.3 on the next page to a second-order low-pass mirror with one zero and two poles given by equation 3.4. By choosing $R_C = 1/g_m$ and $C_{gs1} = C_{gs2}$, the zero is cancelled out by a pole yielding a first order system with twice bandwidth of the original circuit. However, on-chip
poly-silicon resistors have rather large variations in addition to be affected by temperature and are therefore unsuitable for this purpose. Exchanging it with the $r_{ds}$ of a small transistor biased in a manner to compensate for global process variations and temperature drift is therefore necessary[21].

![SCM with compensation resistor for bandwidth enhancement](image)

Figure 3.3: SCM with compensation resistor for bandwidth enhancement

$$\omega_0 = \frac{g_m}{2C_{gs}}$$  \hspace{1cm} (3.3)

$$\omega_0 = \sqrt{\frac{g_{m1}}{R_C C_{gs1} C_{gs2}}}$$  \hspace{1cm} (3.4)

### 3.2.4 Mismatch

Mismatch is a substantial part of the limitations considering all precision analogue design and is identified by the differential performance of two or more devices. For current mirrors, this is defined according to equation 3.5 and is affected by a numerous of processes. Commonly, the deviation of the output current of a current mirror is given by equation 3.6, moreover introducing the current ratio $M : N$ results in the relative variance of the current ratio $R$ given in equation 3.7. The error associated with edge variations is given in equation 3.8. The derivation of this is given in [12, p.75]. The later equation is stating that if the ratio is due to dimension sizes in the transistors, an additional offset is introduced and the use of equal sized parallel devices is recommended. Furthermore, the variance is widely determined by the smallest device making it important to keep ratios low so to make the minimum sized device as large as possible. It is also evident that increasing the area, preferable the length to also increase $V^* (= V_{gs} - V_T)$ is the only way of reducing the mismatch for a given current. The foundry provides the
parameters for these equations, though including extra parameters for deviation in effective channel length and width to accommodate for mismatch to the measured performance. The mismatch scales with the inverse of the current level and is known to grow exponentially in sub-threshold region.

\[ \delta_I = \frac{I_{in} - I_{out}}{I_{in}} \]  

\[ \sigma^2(I/I^2) = \frac{1}{WL} \cdot \left( A_\beta^2 + \frac{4AV_T^2}{V_{GS} - V_T} \right) \]  

\[ \sigma^2(R/R^2) = \frac{1}{WL} \cdot \left( A_\beta^2 + \frac{4AV_T^2}{V_{GS} - V_T} \right) \cdot \frac{1}{2} \cdot \left| \frac{1}{M} + \frac{1}{N} \right| \]  

\[ \varepsilon_{sys} \approx \delta W \left| \frac{1}{W_2} - \frac{1}{W_1} \right| + \delta L \left| \frac{1}{L_2} - \frac{1}{L_1} \right| \]  

If cascoding the output of several current mirrors, the total standard deviation follows equation 3.9 though the covariance is hard to predict because the common gate voltage is affected by the mismatch of the input mirror. Other effects like channel length modulation will also affect the correlation, but to a smaller extent. To provide an approximation, equation 3.10 is given and holds via the Cauchy-Schwarz inequality [33, p.291]. It describes the maximum covariance for a finite set of variances and should be used to calculate the maximum mismatch. However, simulations will probably give better results as the system has only one of the transistors in common.

\[ \sigma_{Tot} = \sqrt{\text{var}(X) + \text{var}(Y) + 2\text{cov}(X,Y)} \]  

\[ |\text{Cov}(X,Y)| \leq \sqrt{\text{Var}(X) \cdot \text{Var}(Y)} \]  

Though the foundry’s models have a good correlation with the real transistors, some deviation exists. The devices reported tested are of \( W/L \geq 1 \) with the deviation between model and measurements increasing with a decreasing ratio. Extensive fundamental experiments reported in [18] yield \( V_T \) mismatch not following a simplistic \( 1/\sqrt{\text{area}} \) function, especially for wide/short and narrow/long devices and comments on foundries attempts to accommodate
the otherwise anomalous scaling behaviour by using the effective length and width. Moreover, they claim that in higher Spice modelling, this is circumvented by creating local subsets fitting the model to the data whilst creating discontinuities in the model. This makes the accuracy of hand calculations regarding mismatch in many cases often inadequate and could lead to over design. Calculations should therefore only be used for rough estimations.

In the choice of PMOS versus NMOS for best matching properties there are in general no trends across technologies regarding voltage biased devices. However, using current bias, i.e. a diode connected transistor, the lower electron mobility of the PMOS results in a higher $V^*$ effectively reducing the mismatch in accordance with equation 3.6/3.7. Another technique of enhancing mismatch similar to $V^*$ incrementation, exploits changing the substrate voltage, introducing a bipolar action potential in the substrate-to-source junction for the forward biased transistor. This is well documented and works especially well in weak inversion and for small devices. However, increasing the $V_{BS}$ voltage too much results in unpredictable effects and should be avoided [11]. The $V_{BS}$ affects the effective threshold voltage according to equation 3.11, thus also $V^*$.

$$V_T = V_{T0} + \gamma(\sqrt{2\phi_p} + V_{SB} - \sqrt{2\phi_p})$$

Regarding layout, symmetry is of the essence concerning mismatch and the use of dummy devices is common to avoid under or over etching in the fabrication process. Common centroid layout or at least parallel or stripe pair patterns are to be used together with current flow in the same direction for matched devices. Further, large spacing and no routing over active area of all analogue components should be employed. For an extensive overview of layout guidelines and rules, it is refereed to [5, 39] in addition to the foundry’s own manual (confidential).

### 3.2.5 Absolute Accuracy and dynamic range

For the mean output current, the relative error is given by equation 3.12. Disregarding mismatch, asymmetrical properties are the sources of the deviation, either caused by an inherent asymmetry in the topology as for the WCM, or through channel length modulation caused by a non-zero differential input-output voltage which is a valid assumption in most cases. Equation
Curren t mirror DC matching error $\varepsilon$ 

<table>
<thead>
<tr>
<th>Mirror</th>
<th>DC matching error $\varepsilon$</th>
<th>OVC</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCM</td>
<td>$\lambda (V_{out} - \frac{1}{2}V_{in})$</td>
<td>$\lambda$</td>
</tr>
<tr>
<td>WCM</td>
<td>$-\frac{\lambda V_{in}}{2(1+\lambda V_{in})} + \lambda^2 \sqrt{\frac{I_{in}}{2R}(V_{out} - V_{in})}$</td>
<td>$\lambda^2 \sqrt{\frac{I_{in}}{2R}}$</td>
</tr>
<tr>
<td>IWCM</td>
<td>$\lambda^2 \sqrt{\frac{I_{in}}{2R}(V_{out} - V_{in})}$</td>
<td>$\lambda^2 \sqrt{\frac{I_{in}}{2R}}$</td>
</tr>
<tr>
<td>CCM</td>
<td>$\lambda^2 \sqrt{\frac{I_{in}}{2R}(V_{out} - V_{in})}$</td>
<td>$\lambda^2 \sqrt{\frac{I_{in}}{2R}}$</td>
</tr>
</tbody>
</table>

Table 3.1: Output resistance of the four most common current mirrors

3.13 provides a quality factor for this, first defined in [43].

$$\varepsilon = \frac{I_{out}}{I_{in}} - 1 = \alpha - 1$$  \hspace{1cm} (3.12)

$$OVC = \frac{\Delta I_{out}/I_{in}}{\Delta V_{out}}$$  \hspace{1cm} (3.13)

The channel length modulation effect, in resemblance to the early effect of the bi-polar transistor, is caused by different bias conditions changing the position of the depletion edges. For the MOSFET, different $V_{ds}$ voltages causes a change in the effective channel length, thus also $r_{ds}$ leading to changing output characteristics of the current mirror. Table 3.1 summarizes the characteristics of each of the common mirrors derived from their respective output resistances [43] where $K = \mu C_{ox}W/L$ being the mobility, gate oxide capacitance per unit area, transistors width and length respectively. $\lambda$ is the channel length modulation factor and $V_{in} = 2\sqrt{\frac{2I_{in}}{K}} + V_T$. However, the equations are only valid for the saturation region. The literature provides little if no information about weak inversion.

From the equations it is evident that the WCM withholds an extra term independent of $V_{out}$ compared to the other casced mirrors which causes an imbalance in the input-output voltage, increasing the error. From the topology of the WCM, it is evident that the output resistance is different from the input resistance, and thus a non-unity transfer function is expected for a 1-to-1 mirror. Both the SCM, CCM and IWCM withhold symmetric properties and thus provides $i_{in} = i_{out}$ given no mismatch and $V_{in} = V_{out}$. However, for most systems, the output voltage will deviate from the input voltage and therefore skew this balance. The channel length modulation is
dependent on region of operation, but cascoding devices are an efficient way of minimizing the effect regardless of this.

The DC-output value of a current mirror can be precisely designed for a given current level. However, if a wide range of input values are required, the mirror may change region of operation, giving non-linear behaviour.

### 3.3 Converter Performance Characteristics

To be able to compare and determine the performance of a data converter, it is referred to the commonly used terms described in [26], chapter 11.5. In short, the offset, gain error, absolute accuracy, integral nonlinearity (INL), differential nonlinearity (DNL), monotonicity/missing codes, sampling rate and DR are defined and explained there. This is needed both for the characterization of the whole system, but also for some of the sub-modules. However, INL and DNL need some further elaboration as they can be defined in several different ways. In a current mode approach, gain error and offset are easily cancelled and a linear best-least-square approximation curve is therefore to be used. INL and DNL are then defined as the maximum difference from the fitted line.

### 3.4 Current Comparator

The basic principle of the current mode SAR ADC is to compare two currents to determine which is the largest. To do this, a current comparator is needed and is easily achieved by joining the currents of opposite signs and measure the output in accordance with Kirchhoff’s current law (KCL) yielding \( i_c = i_{ref} - i_{in} \) given figure 3.4 on the following page. As the figure indicates, there are two approaches to measure the residual current \( i_C \).

In the capacitive method, if the \( i_C \) current is positive, it will charge the capacitor. If it is negative, it will discharge it. The capacitor is normally not explicitly defined in the design, but makes use of the parasitics associated with the summing node as increasing the capacitor value will linearly slow down the circuit in accordance with equation 3.14 on page 19. To give a numerical example; assuming 0.2 \( V \) is needed to determine the logic output, the parasitic capacitance is 15 \( fF \) and the residual current is 0.1 \( nA \), the circuit
will use $100\mu s$ to reach the threshold corresponding to a speed of $10kHz$. It is therefore evident that for small currents, care must be taken to reduce the parasitics. Because the technique exploits the time domain as a parameter to determine the output, for an infinite amount of time the theoretical resolution would be infinite. As these parameters are inverse proportional to each other, speed can be sacrificed for accuracy and is the method of choice when high resolution is required. Feedback loops could be applied to increase transition time.

The resistive topology exploits the instant voltage drop/gain over the resistor as a result of the residual current flowing through it. For an ideal circuit, the speed would be infinite, though for real implementations parasitics will introduce limitations. However, the resistive method is widely used when high speed is required. On the other side, because the voltage supply is limited and the unit measuring the voltage over the resistor has a finite resolution, the current values through the resistor are limited and thus give rise to a finite resolution. A combination of the two techniques is also possible [10, 14] and will be explained later.

It is also common to distinguish between synchronous and asynchronous design. However, synchronous methods are not applicable for this ADC as there are no accurate clock sources available on-chip, thus auto-zeroing techniques for offset attenuation or propagation delay reduction though the use of clock-controlled circuitry are not possible.

### 3.4.1 Implementations

The easiest capacitive implementation is using an inverter which input is connected to the summing node employed by previously published works[2, 17].
However, if the residual current is small compared to the capacitor, the time where the input of the inverter is between the rails becomes significant. In this period, the current draw of the inverter is huge resulting in an energy inefficient system. Also, because the system is non-ideal, the input current sources will be affected by the summing voltage through the channel length modulation effect and will result in a finite voltage non-equal to the rail voltages. Especially if the two currents are near equal to each other, the voltage will not deviate much from common-mode, resulting in a huge power loss, also after settling. A solution to this may be to use a current starved inverter chain to control the current draw. Other methods involve using operational transconductance amplifiers (OTAs) or Operational amplifiers (OPAMPs) though requiring relative large bias currents for slew-rate requirements following the same simplistic equation in 3.14. Some existing amplifier topologies using feedback to control the output biasing, encounter this by reducing the bias when not shifting output value resulting in high slew-rate and low power operation [30, 34]. However, these techniques are often complicated and more suitable in higher power applications.

\[ i_C = C \frac{dV}{dt} \Rightarrow \Delta t = \frac{C \Delta V}{i_C} \]  

(3.14)

The resistive (low impedance) method is usually employed using an amplifier connected in a resistive feedback configuration allowing the residual current to flow to the amplifier’s output node, using the amplifier to source or sink the current for equilibrium [28].

The third option is to combine the two methods and has been successfully employed yielding high accuracy at high speeds relative to the power level [10, 14]. Figure 3.5 on the following page demonstrates this functionality. The circuit has two operating modes being either positive or negative \(i_C\) where the \(M1\) path is used for the negative currents and \(M2\) for the positive. \(M1\) and \(M2\) must be biased in a manner to make the \(r_{ds}\) of the respective transistor equal to high impedance relative to the input current near common-mode output voltage levels. Considering a positive \(i_C\) charging the parasitic capacitor between the input and the output, the input voltage \(V_C\) will start deviating from the common-mode voltage \(E\) and the inverting amplifier will switch transistor \(M2\) on as \(V_{gsM2}\) increases with decreasing output voltage. Turning \(M2\) on draws current to the input node equalizing the voltage to common-mode. Ideally this will keep the input voltage at common-mode and the amplifier’s output will vary dependent on how much
Figure 3.5: Multilevel input impedance current comparator

current needed to be sourced or sink from the input node. The output voltage will also need to further be amplified to make a logical value. However, this is not a problem as the sensitivity of this node can be adjusted with the preceding amplifier Amp1. It is similar for the negative currents. There exist other similar topologies, but as the parasitic capacitance $C_{p1}$ is important to keep as small as possible, source follower structures in the resistive path are to be avoided. This is because the capacitance $C_{gs}$ of a transistor tends to be large and in this configuration effectively forms a capacitive coupling from input to output, much alike the Miller effect in amplifier structures slowing down the circuit.

The settling time is given by equation 3.15 where $GB$ is the gain-bandwidth product of the amplifier and $J$ is the input current overdrive step, assuming $[-J, J]$ step response [14]. It is evident that to increase settling time, a high gain-bandwidth product and/or a large input current change is required. Furthermore, the biasing of transistor $M1$ and $M2$ should just meet the requirements, though a margin must be assumed allowing for process deviations. Biasing conditions is given by the equations in 3.16 on the facing page.

$$T_D = \sqrt{\frac{2C_{in}V_P - V_n + V_{in} + |V_{tp}|}{GBJ}} \quad (3.15)$$

20
\[ V_{in} = V_o = E \]
\[ V_n \leq CM + V_{in} \]
\[ V_p \geq CM - |V_{tp}| \]  

3.5 Current Mode DAC

Another major part of the system is the current reference circuit. This is commonly implemented as a binary weighted current splitting array using switches to steer the current [2, 17]. Figure 3.6 on the next page is showing a typical implementation. The scaling of the transistors to create the different current paths, is with the use of multiple equal sized transistors supported by the theory in section 3.2 on page 11. This is to create accurate current levels with the lowest amount of mismatch. Because the reference current is split into several current paths, the use of feedback current mirrors such as WCM and IWCM is not possible. A downside with this current mode DAC is that the current not used for the output reference is just dumped into the power supply. Turning the mirrors dynamically on and off are normally not possible for 8bit resolution DACs given sub-threshold operation as there will be settling issues limited by the frequency response of the mirrors. The required transistor dimensions for a low production yield are by great too large for a reasonable frequency response. The technique is however demonstrated with great success in [16] also offering multiple gain stages for increased minimum sized current mirrors, though the paper says nothing about mismatch.

Other topologies are R-2R based converters, dynamically matched current source DACs and hybrids together with different coding schemes [26, p.471-484]. Though the dynamically matched current source DAC features no inherent mismatch because it uses the same transistor for both input and output current, leakage over time will affect the accuracy of the output current and will therefore require regular calibration. Though the literature suggests several techniques of improvements [12, p.381], calibration through switched circuitry is still needed and thus not suitable for this project reasoned the asynchronous chip. Coding schemes like thermometer-code are known to reduce glitches when switching between the different output values in addition to support inherent monotonicity and good DNL errors[26, p.477]. Normally, care must be taken for proper timing of the control signals to avoid glitches causing either temporary low impedance between power
rails or high impedance nodes which slows down the circuit. This method requires extra logic for the binary-to-thermometer code conversion though. Using only one control signal per channel is another technique to minimize this problem [26, p.478].

There exist several different R-2R converters. They commonly use a larger reference current and divide it into several smaller current paths to generate the binary scaled current output array. A current division technique is described in [6, 15] and repeated in figure 3.7 on the next page for convenience. This is claimed to be independent of process variations and reference current level, though still subject to output voltage dependency and mismatch. The circuit achieves 103dB DR and -80dB THD at 10kHz using \( I_{\text{max}} = 100\mu A \) which corresponds to about 12bit operation. However, the circuit requires relative high supply voltage because of its many stacked transistors. It works as follows. Current \( i_{\text{in}} \) gets split in two equal portions because the resistance seen from the input node is equal in the two splitting branches given that \( V_a = V_b \). The current through \( M3 \) sees an equal resistance in \( M4 + M5 \) and \( M6 + M7 \) and gets further divided in two. This can go on, but terminated here in this example for simplicity. It is important that all current branches are active to balance the circuit. In [31] a slightly different scheme is implemented, re-printed for convenience in figure 3.8 on the facing page. It is reported to be able to generate currents down to pico-range with small mismatch, though the accuracy suffers due to the SCM-structure.
3.5.1 Performance Limitations

The DR of the current mode DAC, regardless of chosen topology is easy to calibrate as it is proportional to the given reference current cf. equation 3.2. Also offset is easily removed as subtraction and addition in current mode is a matter of connecting nodes together. However, the relative accuracy between the current branches determines the obtainable resolution where absolute accuracy, mismatch and DR of the current mirrors are the determining factors.
Chapter 4

Design and Methods

This chapter will describe the design process and in detail give an account for the implementation decisions. The design takes basis in [16], holding the lowest reported power and area\(^1\).

4.1 Estimations

A power, area and error budget was set up regarding the three main modules; the current comparator, the current mode DAC and the logic. In addition, overhead was taken into account for the S/H-circuit not included in the design. Half the power and area and one third of the error budget were reserved this part, though the design of this was left to other members of the team. The estimations take basis in [16] and an overview can be found in the result section, table 7.1 on page 50 for comparison with the final result. Given this budget, the maximum reference current, i.e. the least significant bit (LSB), was estimated to be 1\(nA\).

The design process followed a bottom-up approach, putting the system together as the individual parts got finished.

\(^1\)As of October 2010
4.2 Current Mirror

An extensive characterization of all mentioned mirrors was performed at the beginning of the project to better know the limitations. Already conducted experiments reported in the term project\[22\] served as the foundation, though a more complete and thorough approach was conducted for this paper. Width and length for the current interval \([0.1nA, 1nA]\) were tested for the topologies in section 3.2.1 concerning mismatch, frequency response, DR, noise, leakage and absolute accuracy. An overview of the main results is given in appendix at page 89 with accompanying scripts from page 75. In general, the results showed a consistency with the theoretical principle, though the theory was unable to predict the absolute values within acceptable margin. This is, as section 3.2 suggests, because the common diode-equation for describing sub-threshold operation is too simplistic and requires more sophisticated modelling. The technique of bandwidth enhancement proved well functioning and should be used for the input current mirror as this is the only mirror the technique is applicable for.

4.3 Current Mode DAC

The results from the current mirror simulations suggest that the dynamical approach of adjusting the power consumption of the DAC with the input signal level described in section 3.5, is far from realistic. Even using the WCM and neglecting the accuracy and DR, the settling speed of \(\sim 10kHz\) for \(1nA\) bias is not enough to accommodate the sampling frequency requirement of \(16kHz\), especially considering that three such mirrors are cascaded in this implementation. The numbers are obtained when the transistors are sized to give an acceptable mismatch, though they can be much improved by downsizing. If one disregard production yield, only focusing on the typical performance, this solution is possible and enabled through the use of post-fabrication trimming of the critical transistors. However, this is time consuming and expensive and therefore not suitable from an industrial point of view.

Deciding to use the common current mode DAC implementation described in 3.5, the frequency response requirement of the current mirrors disappears and arbitrary large transistors could be used to accommodate the other specifications as long as within the given area. It is decided to use PMOS current
mirrors as they employ a significant reduction in standard deviation compared to the NMOS mirror. Looking into the mismatch for weak-inversion operation of the current mirrors though, it is evident that it would require impractical large transistors to give 8-bit resolution. The results presented in figure 4.1 and 4.2 on the following page are captured using a $1nA$ input current with a $1:128$-ratio current mirror using unit sized devices. The size is given by the $x,y$-coordinates and the standard deviation is normalized to the input current. The figures show an inverse logarithmic dependency of the standard deviation to the area.

Calculating the required mismatch for each current path in the 8-bit binary scaled DAC, makes it evident that the requirements can not be met without calibration. The derivation is given in appendix at page 73. From this, it is evident that the MSB requires a standard deviation less than $\sim \frac{1}{12}nA$. Figure 4.2 shows that a unit area much larger than $25.6 \times 25.6\mu m^2$ is required to accommodate this. In fact, the area required will exceed the budget by far and therefore a calibration scheme is introduced. This will be dealt with in a later section.

Assuming that the mismatch will be calibrated within requirements, DR and
accuracy are the next concern. An overview of the response from the different mirrors is attached in appendix at page 89 including frequency response, noise analysis and leakage. From this, it is shown that the CCM or IWCM is needed for the output current mirror, concerning the linearity over the DR. They also perform well in terms of accuracy which is convenient for easy transistor dimensioning. The simulations shows further that leakage is of no concern for neither of the mirrors, while the Wilson-type mirrors show significant increased noise levels. In frequency response, the Wilson-type mirrors perform best, though all mirrors for reasonable sizes are within specification. The CCM is therefore selected for all the full-range current mirrors needed. The inherent source degradation of the lower mirror in the CCM architecture also improves the mismatch, though to a small extent.

The DR and accuracy are not important for the individual current paths in the DAC as these currents will be DC and can be adjusted individually with different sizing. A SCM is therefore possible saving area compared to the others. However, this will require different sizing of all individual transistors and lead to larger mismatch because of asymmetry in the layout. Other concerns with this are the lack of robustness, in terms of being dependent on an accurate input bias for the right scaling ratio in addition to temperature
dependency. It was therefore chosen to use CCM for the DAC module as well, sacrificing area for increased robustness and a more consistent layout.

4.4 Current Comparator

Given the selected bias at $1nA$, the input range of the current comparator is from $-128nA$ to $128nA$. With an error budget of $\frac{1}{3}$ of the overall budget, the comparator will need to settle to $\frac{1}{6}nA$ accounting for the requirement of INL less than $\pm 0.5\text{LSB}$. For the settling time, 50%, i.e. $\sim 4\mu s$ was first assigned. All topologies mentioned in section 3.4 were tested. The simple inverter proved well functioning, but showed a very high average power consumption. Changing the inverter to a current starved inverter chain was briefly tested and reduced the power within budget though increased the signal path delay so that the total comparator delay became too large. The OP AMP method proved too slow because the transistor dimensions of the input stage needed to be large because of mismatch considerations, introducing a large gate capacitance coupled directly onto the comparing node. The multi-level input impedance comparator was tested using a voltage limited inverter as the amplifier introducing a $\sim 2fF$ capacitance at the input. Estimates of the gain-bandwidth product needed by the amplifier were calculated from equation 3.15 on page 20 yielding around $\sim 1MHz/V$ using $V_p = V_n$, $V_{in} = |V_p| = 0.35$ and were used to design the final amplifier. The multi-level input impedance comparator proved well functioning and selected for the final implementation.

4.5 Calibration

To make calibration currents, the need of creating binary scaled reference currents smaller than the supplied bias arose. For this, the second current division technique described in section 3.5 was used. The same argumentation for choosing CCM is used for this module as for the DAC. However, for this purpose it is further extended because the number of current copies made from the reference currents will vary dependent on the individual need of calibration for each chip after production. This will affect the reference current because of the sensitivity of pico-range current levels.

With reference currents for each binary division step down to $31.25pA$, cur-
rent mode DACs were made for each bit in the main DAC, adjusted to accommodate the individual channel’s calibration needs.

4.6 Logic

The digital part of [16] which served as the basis for the initial project, is when realized very power hungry and seemingly a poor design. In detail, it is the pulse generating feedback loop consisting of an inverter chain that uses the largest amount of power. Three solutions were derived to improve this: (1) Using an differential two stage amplifier with large gain in a feedback configuration, (2) a power restricted inverter chain increasing the currents in later stages for sharpening of a digital signal while ensuring limited current draw, (3) a novel threshold detecting amplifier (TDA) using the inherent signal properties to drive a positive feedback path. All three methods significantly improved the power consumption, though the last option proved to be the best.
Chapter 5

Implementation

This chapter will in detail describe the final implementation of the ADC and is divided into four sections; Control Logic (SARalg), Current Comparator (iComp), Current Mode DAC (iDAC) and Calibration Module (iCalib) respectively. An overview of how all the modules are interconnected is shown in figure 5.1 on the following page. The ADC has some extra features including a sleep-mode (SLEEP) and a test-mode (MODE). The sleep-mode is used to turn off all bias currents leaving only leakage as the power consumption. This is a feature required by the neuron implementation to turn off defect channels. In test-mode, the current comparator is turned off and the DAC current is copied to the input pin making it a sourcing output pin. This enables the DAC module to be tested separate, thus allowing easier calibration and debugging if necessary. A pin overview is provided in appendix at page 87. A design overview is provided with figure 5.1 on the next page.

5.1 Control Logic

The digital logic (SARalg) used to realize the SAR algorithm is shown in figure 5.2 on page 33. The impulse generator (ImpGen) together with the phase generator (PhaseGen) establish the connection between the comparator output and the appropriate storage register for each cycle. The $NOR_{X2}$ gates provide the control to the current mode DAC using a combination of the non-overlapping phases and the stored values. This design is similar to [16]. However, several enhancements concerning power consumption and reliability have been applied. First, the input from the comparator module
is for this application purely digital making the original storage capacitors redundant and are exchanged with digital flip-flops. This because in addition to voltage drop over time causing the consecutive stage to draw unnecessary power, the capacitors for this technology would be minimum 30fF causing heavy load for the comparator module. Instead the flip flops provided by the founder exhibiting 2fF input capacitance were used, adding up to 16fF load or the equivalent 8x driving strength for the preceding stage. It is also added output registers holding the acquired data until the next set of data is ready, avoiding accurate timing considerations and increasing the flexibility of the system. The \( L_x \) latches used in the phase generator module are also altered reducing power consumption by using positive feedback to drive logical signal fast to rail. The non-ideal logical voltages are caused by the on-resistance of switches \( T_{X1} \) in combination with parasitics leading to long turn-on time. The \( 2:1 \) \textit{MUX}s are used to explicitly control the iDAC in test mode.

The impulse generator (ImpGen) as a part of the logic is shown in figure 5.3 on page 34. Current mirror \( M1, M2 \) is turned on by the latched enable signal causing capacitor \( C_2 \) to slowly charge in accordance to equation 3.14 on page 19. Transistors \( M3 - M5 \) are used to turn the module on and off. The TDA is used to trigger a reset function whenever the threshold voltage is reached, starting the integrating process over again using an internal reset loop \((I2 - I5 + OR)\). The output is driven by a 12x strength inverter to ac-
Figure 5.2: Digital circuit used to realize the SAR algorithm and output registers.
company the ~20fF load. This module also supplies the system with control signal `msbStart` telling if the ADC is in a conversion or not.

The TDA is shown in figure 5.4 on the next page. To ensure a fast transition of the amplifier (inverter $M_1 - M_2$) output, positive feedback (with a gain of two) is applied. When the inverter $(M_1-M_2)$ starts changing value, the current through it increases causing a voltage drop over $M_3$, thus turning on $M_5$ [13]. This speeds up the switching process and therefore ensures low power operation by reducing the transition time.

### 5.2 Current Comparator

The current comparator (iComp) is shown in figure 5.5 on page 36. It consists of three stages; the current comparator, an amplifier and a buffer. The input node $v1$ is very sensitive to capacitance and was therefore designed to minimize parasitics. The transistor gate area of the input amplifier was therefore minimized using a small sized inverter as the amplifier and avoiding
common gate structures for the feedback. Transistors $M_3 - M_4$ are used to restrict current consumption in the negative input amplifier $M_1 - M_2$ by reducing the provided supply rail. The resistive feedback transistors are biased in accordance with section 3.4. As the current $i_c$ becomes more positive, transistor $M_6$ is turned further on by the increasing gate to source voltage applying for transistor $M_5$ for the opposite case. Because of the limited supply rail, voltage $v_2$ will only exhibit limited voltage swing and will therefore have to be amplified to create logical signals. This is done by a normal two stage OTA with the negative input sat to common mode provided by another module on the chip. The specifications of this module were rather relaxed. However, because of small biasing currents to use the smallest amount of power, the slew-rate or driving strength of the output would be too limited for driving the heavy load in the logic module. Using a buffer consisting of a current starved inverter chain of five plus a normal $VDD$ driven inverter fixes this. The reason for putting this after the OTA is that the input signal of a current starved inverter needs to be at rail for most of the time, if the technique is to use small amount of power. The bias scaling in the inverter chain is 1-to-2 in every stage, staring with twice the OTA bias current. The biasing of transistor $M_5 - M_6$ is implemented using transistors $M_{17} - M_{18}$. Transistors $M_{15} - M_{16}$ together with $M_{19} - 20$ are only added to current

Figure 5.4: Threshold detecting amplifier
restrict the diode connection. The current is designed to be less than one nano using as small sized devices as possible as the accuracy of the current is of little concern.

### 5.3 Current-Mode DAC

The current-mode DAC is shown in figure 5.6 on the next page. Transistors $M2 - M13$ in the figure make up the current branches, biased by the diode connected transistors $M0 - M1$. The current steering is implemented using transistors $M8 - M13$ as switches to guide the current. Transistors $M14 - M17$ are used to create a constant bias current for the input current mirror and transistors $M18 - M20$ together with inverter $I1$ are used to turn off the module if the ADC for some reason has to be disabled. Transistors $M21 - M22$ are used to increase the voltage of the current dumping node to approximate the current output voltage. This ensures minimum change in
current level through the branches while shifting between the outputs. For testing purposes, the current through transistors $M_{21} - M_{22}$ is copied using them as the input of a cascaded current mirror. Using additional switches, this current is guided to the input current pin of the ADC, disconnecting the input mirror, and makes the input to an output if test-mode is enabled. This is done to be able to characterise the DAC and make an automated calibration circuit in addition to support better debugging.

5.4 Calibration Module

The calibration circuitry consists of several modules. To be able to generate calibration currents, bias voltages for currents in pico-ampere range have to be generated. This is generated with the $iBias$ module shown in figure 5.7 on the following page. All devices are of same size except transistor $M_{10} - M_{12}$ which has different length to accommodate for operating in weak inversion. All diode connected devices provides a voltage reference to use in the current mode calibration DAC modules.

For the MSB, a 6 bit calibration current with the ability to switch direction
was chosen. This is over-design, but because the only resource adding from 5 bit and up to 6 bit is using more area (equivalent to about one thousand of the total design), this was done to ensure a large margin and for DAC testing purposes as it can give a better indication of how well matching can be done for future design in this technology. For bits 2 to 6, the calibration circuit in figure 5.9 on the next page were used, applying different bias voltages for the different bits.
5.5 Calibration register

To be able to use the calibration circuits, some kind of storage mechanism has to be added. The original idea was to burn fuses offering a one-time calibration using no extra power and small area. However, because this technology is very new, neither fuse blocks or EEPROM modules are available from the founder yet. Though fuse blocks will be the final goal, a multi-time programmable memory would be handy for testing purposes, and thus the creation of the register shown in figure 5.10 on the following page. To save pins, the register is implemented as a serial shift register using D-flip-flops. The inverters are added to the clock path to ensure right timing. The register offers a solution to only update the Ctrl3 register. This function is used to be able to set the DAC value explicitly when in test-mode while keeping the calibration data. Table 5.1 on the next page provides an overview of the usage of the registers.
Table 5.1: Register overview

<table>
<thead>
<tr>
<th>Register</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ctrl3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DAC</td>
</tr>
<tr>
<td>ctrl2</td>
<td>ONOFF</td>
<td>SIGN</td>
<td></td>
<td></td>
<td>OFFSET</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ctrl1</td>
<td>ONOFF</td>
<td>SIGN</td>
<td></td>
<td></td>
<td>FREQ</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>icalib7</td>
<td>ONOFF</td>
<td>SIGN</td>
<td></td>
<td></td>
<td>VALUE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>icalib[6:2]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NEG</td>
<td></td>
<td></td>
<td>POS</td>
</tr>
</tbody>
</table>

**DAC**  When in test mode, the DAC register specifies the output level of the current mode DAC.

**ONOFF**  Turns on or off the specific module.

**SIGN**  Specifies if the module should source or sink the current.

**OFFSET**  Set the value of the offset.

**FREQ**  Set the speed of the conversion.

**VALUE**  Set the calibration current.

**NEG**  Set the level of current sinking.

**POS**  Set the level of current sourcing.

### 5.6 Input current mirror

The implementation of the input current mirror is given in figure 5.11 on the facing page. Bandwidth enhancement through the use of a pole-compensating
resistor described in section 3.2.3 on page 12 is used to allow long channel length to reduce mismatch still allowing for a 10kHz bandwidth. The reason for choosing a frequency response of twice the requirement is to allow for broader testing in the prototype. The sampling frequency and current level for LSB are adjustable, and it could prove useful to be able to test obtained resolutions as functions of input frequency, sampling frequency and bias. To ensure that the mirror obtain the selected bandwidth, current biasing of 8nA is applied to the input node and subtracted by adding a constant current source in the iDAC module. (The same path as used for offset cancellation.)

Figure 5.11: Current input/output stage
Chapter 6

Layout

The layout was done in accordance with section 3.2.4 following the guidelines for the selected technology. Figure 6.1 on the following page shows the final result with the accompanying table 6.1 which summarizes the indicated sub-modules marked with colour coded boxes. The whole design was put within a pad ring measuring $0.4 \mu m \cdot 0.4 \mu m$ for isolation from the rest of the modules on the test chip, though the final design only occupies $378 \mu m \cdot 207 \mu m \approx 0.078mm^2$. Dummy devices were used at the edges of every current mirror for matching enhancement. Unfortunately there was no time for post layout simulations.
Figure 6.1: Final Layout
<table>
<thead>
<tr>
<th>Module</th>
<th>Colour</th>
<th>Note/Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>iDAC</td>
<td>Green</td>
<td>Laid out using an adjusted common centroid method. Reference bias in the middle, each bit equally spread on both sides with the exception of MSB which is the entire lower row.</td>
</tr>
<tr>
<td>iComp</td>
<td>Orange</td>
<td>Path from CM-DAC to input made as short as possible. Wide spread transistors for small interconnected interference.</td>
</tr>
<tr>
<td>Logic</td>
<td>Blue</td>
<td>Dark blue area marks the Impulse Generator</td>
</tr>
<tr>
<td>Calib</td>
<td>Red</td>
<td>Includes calibration of CM-DAC, sampling frequency bias and offset</td>
</tr>
<tr>
<td>Register</td>
<td>Brown</td>
<td>Serial shift register including logic for test-mode operation</td>
</tr>
</tbody>
</table>
Chapter 7

Results

This chapter will present the obtained results documenting the functionality and robustness of the design. The first section will only present the top level to provide proof of the overall performance while the next sections will in detail account for each major sub-module.

7.1 ADC Core

As every module in the design are implemented as analogue structures, the whole design including calibration and registers is only simulated to verify the connectivity. For the testing of the performance of the ADC, the calibration circuitry was replaced with ideal current sources to save simulation time. This has no impact to the results of the performance as a linear best-least square approximation for the characterisation was used. The ideal calibration served therefore only to ensure that all digital codes were captured with a minimum input current range.

The functionality of the ADC was tested in normal operation mode using a 1nA input bias and a 1.5nA sampling frequency bias corresponding to a $F_S = 17.5kHz$ leaving a margin for the 16kHz enable-signal as the test-bench not implemented a handshake functionality with the ADC. Offset and gain error were calibrated to ~zero before the simulation using the provided calibration nodes. An input current stepped with a 0.25LSB resolution in the interval $[0nA - 256nA]$ was then applied giving a total of ~63ms simulation time. Ideally a smaller step time to increase the resolution of the
measurement should have been used, but was limited to $\frac{1}{4} LSB$ because of large simulation time. (The selected simulation has a duration of $\sim 5$ days on the fastest server available.) An Ocean script was developed for automated output generation to minimize memory usage while simulating and for fast and reliable conversion to an output file. The script is attached at page 76. The result of the simulation is shown in the next three figures where the attached Matlab script at page 84 is used for the calculation of INL and DNL. Table 7.1 on page 50 summarizes the power consumption including a comparison with the estimated values.

Figure 7.1: Input/output characteristics of the ADC
7.2 Register

The register was simulated using an Ocean script provided in appendix at page 78. This automatically checks all register values for each clock-cycle.
Table 7.1: Power Consumption

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>iDAC</td>
<td>263.93</td>
<td>256</td>
<td>+3.1%</td>
</tr>
<tr>
<td>iComp</td>
<td>161.79</td>
<td>200</td>
<td>-19.1%</td>
</tr>
<tr>
<td>Logic</td>
<td>105.76</td>
<td>100</td>
<td>+5.8%</td>
</tr>
<tr>
<td>Total</td>
<td>531.49</td>
<td>556</td>
<td>-4.4%</td>
</tr>
</tbody>
</table>

also accounting for the test-mode functionality. Operation through process corners and temperature was not performed because of the inherent robustness of the digital circuitry. However, power consumption was tested for the corners given in Table 7.2 and is summarized in Table 7.3.

Table 7.2: Selected sweep parameters and their values for corner analysis

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td>[20°C, 27°C, 40°C]</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>[1.2V, 1.8V, 2.0V]</td>
</tr>
<tr>
<td>FETs</td>
<td>[tm, wp, ws, wo, wz, fff, ssf]</td>
</tr>
</tbody>
</table>

Table 7.3: Static power consumption of the register module

<table>
<thead>
<tr>
<th>Power</th>
<th>Min</th>
<th>Avg.</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal Mode</td>
<td>9.9n</td>
<td>16.1n</td>
<td>34.4n</td>
</tr>
</tbody>
</table>

7.3 Calibration Module

The bias generator module (iBias) was tested for all corners in Table 7.2 and Monte Carlo analysis were performed for the typical process corner. Table 7.4 on the next page summarizes the mismatch and process simulations. A simultaneous process and mismatch simulation were not performed as this is a too pessimistic approach, assuming that there will be process deviations between closely placed transistors. All Monte Carlo analysis are performed using an average of 100 runs. Further, the specifications of the calibration currents are given in Table 7.5 on page 52.
Table 7.4: Mismatch and process deviation of the reference currents

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1nA</td>
<td>997.8</td>
<td>42.9</td>
<td>999.5</td>
<td>0.4</td>
</tr>
<tr>
<td>0.5nA</td>
<td>504.1</td>
<td>20.8</td>
<td>502.2</td>
<td>0.3</td>
</tr>
<tr>
<td>0.25nA</td>
<td>253.2</td>
<td>11.8</td>
<td>251.4</td>
<td>0.3</td>
</tr>
<tr>
<td>125pA</td>
<td>125.6</td>
<td>6.4</td>
<td>125.4</td>
<td>0.2</td>
</tr>
<tr>
<td>62.5pA</td>
<td>62.1</td>
<td>3.3</td>
<td>61.7</td>
<td>0.1</td>
</tr>
<tr>
<td>31.25pA</td>
<td>29.7</td>
<td>1.7</td>
<td>30.1</td>
<td>0.1</td>
</tr>
<tr>
<td>biasDAC</td>
<td>999.7</td>
<td>35.4</td>
<td>1000.0</td>
<td>0.2</td>
</tr>
<tr>
<td>biasFq</td>
<td>999.2</td>
<td>38.3</td>
<td>1000.0</td>
<td>0.2</td>
</tr>
<tr>
<td>biasOta</td>
<td>30k0</td>
<td>912</td>
<td>30k</td>
<td>5.0</td>
</tr>
<tr>
<td>Reference</td>
<td>Parameter</td>
<td>$MSB$</td>
<td>$b6$</td>
<td>$b5$</td>
</tr>
<tr>
<td>------------</td>
<td>-------------</td>
<td>-------</td>
<td>------</td>
<td>------</td>
</tr>
<tr>
<td>Max Current</td>
<td>$\mu_{\text{Process}}$</td>
<td>3.88n</td>
<td>1.79n</td>
<td>0.81n</td>
</tr>
<tr>
<td></td>
<td>$\mu_{\text{Mismatch}}$</td>
<td>3.89n</td>
<td>1.83n</td>
<td>0.81n</td>
</tr>
<tr>
<td></td>
<td>$\sigma_{\text{Process}}$</td>
<td>0.3p</td>
<td>77p</td>
<td>34p</td>
</tr>
<tr>
<td></td>
<td>$\sigma_{\text{Mismatch}}$</td>
<td>172p</td>
<td>32p</td>
<td>15p</td>
</tr>
<tr>
<td>Zero Current</td>
<td>$\mu_{\text{Process}}$</td>
<td>12p</td>
<td>56p</td>
<td>12p</td>
</tr>
<tr>
<td></td>
<td>$\mu_{\text{Mismatch}}$</td>
<td>6p</td>
<td>23p</td>
<td>11p</td>
</tr>
<tr>
<td></td>
<td>$\sigma_{\text{Process}}$</td>
<td>0.0p</td>
<td>57p</td>
<td>24p</td>
</tr>
<tr>
<td></td>
<td>$\sigma_{\text{Mismatch}}$</td>
<td>13p</td>
<td>12p</td>
<td>6.9p</td>
</tr>
<tr>
<td>Min Current</td>
<td>$\mu_{\text{Process}}$</td>
<td>-3.87n</td>
<td>-1.84n</td>
<td>-0.82n</td>
</tr>
<tr>
<td></td>
<td>$\mu_{\text{Mismatch}}$</td>
<td>-3.90n</td>
<td>-1.87n</td>
<td>-0.83n</td>
</tr>
<tr>
<td></td>
<td>$\sigma_{\text{Process}}$</td>
<td>1.2p</td>
<td>44p</td>
<td>20p</td>
</tr>
<tr>
<td></td>
<td>$\sigma_{\text{Mismatch}}$</td>
<td>139p</td>
<td>44p</td>
<td>22p</td>
</tr>
<tr>
<td>INL</td>
<td></td>
<td>0.09LSB</td>
<td>0.10LSB</td>
<td>0.09LSB</td>
</tr>
<tr>
<td>DNL</td>
<td></td>
<td>0.13LSB</td>
<td>0.16LSB</td>
<td>0.10LSB</td>
</tr>
<tr>
<td>Gain error</td>
<td></td>
<td>0.08LSB</td>
<td>0.01LSB</td>
<td>0.00LSB</td>
</tr>
<tr>
<td>Offset</td>
<td></td>
<td>-10p</td>
<td>-23p</td>
<td>-11p</td>
</tr>
</tbody>
</table>
7.4 iDAC

The current mode DAC is tested using several test-benches. Ocean scripts in combination with Matlab scripts were developed for automated process of determining output characteristics and an example can be found in appendix at page 81 and 83 respectively. The static performance, i.e. INL, DNL, gain error and offset were tested using a diode-connected cascoded transistor load, the result given in table 7.6. Average power consumption was also measured during the simulation. The data were captured stepping the digital values from zero to maximum using 4µs intervals. The output values were averaged between 2µs and 4µs using the approximation of a linear voltage change. Leakage when put in SLEEP-mode and turn on time was also tested. Process and Monte Carlo analysis similar to explained earlier of all the individual current paths have been performed, summarized in table 7.7 on the following page. This makes basis for the needed calibration range calculated using equation 3.9 and is given in the same table. Derivations could be found in appendix at page 73.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Measurement</th>
<th>Requirement [LSB]</th>
<th>Deviation</th>
</tr>
</thead>
<tbody>
<tr>
<td>INL</td>
<td>0.14LSB</td>
<td>1/6</td>
<td>-16%</td>
</tr>
<tr>
<td>DNL</td>
<td>0.01LSB</td>
<td>1/3</td>
<td>-97%</td>
</tr>
<tr>
<td>Gain error</td>
<td>-1.67LSB</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Offset</td>
<td>0.00LSB</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Leakage in SLEEP-mode</td>
<td>1.32nA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Turn on time</td>
<td>~15ms</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

7.5 iComp

To characterise the comparator module, DC-stepped transient simulations with resolution of 0.25LSB were used to derive the static performance similar to what was done with the ADC Core module. In addition, process and Monte Carlo simulations of the two-stage OTA as well as the whole module were performed using DC analysis. The result of this is given in table 7.8 on the next page. DC-characterisation of the comparator input impedance was
Table 7.7: Calibration current specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MSB</th>
<th>b6</th>
<th>b5</th>
<th>b4</th>
<th>b3</th>
<th>b2</th>
<th>b1</th>
<th>LSB</th>
<th>Bias</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\mu_{\text{Process}}$[nA]</td>
<td>128.00</td>
<td>64.00</td>
<td>32.00</td>
<td>16.00</td>
<td>8.00</td>
<td>4.00</td>
<td>2.00</td>
<td>1.00</td>
<td>8.00</td>
</tr>
<tr>
<td>$\mu_{\text{Mismatch}}$[nA]</td>
<td>128.01</td>
<td>64.00</td>
<td>32.00</td>
<td>16.00</td>
<td>8.00</td>
<td>4.00</td>
<td>2.00</td>
<td>1.00</td>
<td>8.00</td>
</tr>
<tr>
<td>$\sigma_{\text{Process}}$[pA]</td>
<td>28</td>
<td>3</td>
<td>0</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$\sigma_{\text{Mismatch}}$[pA]</td>
<td>1340</td>
<td>672</td>
<td>331</td>
<td>173</td>
<td>84</td>
<td>50</td>
<td>26</td>
<td>16</td>
<td>85</td>
</tr>
<tr>
<td>Calib range[nA]</td>
<td>±24.1</td>
<td>±12.1</td>
<td>±6.0</td>
<td>±3.1</td>
<td>±1.5</td>
<td>±0.9</td>
<td>±0.5</td>
<td>±0.3</td>
<td>±1.5</td>
</tr>
<tr>
<td># bits$^1$</td>
<td>5+1</td>
<td>4+1</td>
<td>3+1</td>
<td>2+1</td>
<td>1+1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1+1</td>
</tr>
</tbody>
</table>

$^1$Extra bit added for sign implementation, hence the +1

also tested to confirm the right levels for the multi-level input impedance stage in respect to the input current range, shown in figure 7.4 on the facing page. The Matlab code for this is in appendix at page 85.

Table 7.8: Mismatch and process deviations of the iComp-module

<table>
<thead>
<tr>
<th>Module</th>
<th>Parameter</th>
<th>$\mu$</th>
<th>$\sigma$</th>
</tr>
</thead>
<tbody>
<tr>
<td>iComp</td>
<td>Mismatch</td>
<td>-0.004LSB</td>
<td>3.9pA</td>
</tr>
<tr>
<td></td>
<td>Process deviation</td>
<td>-0.002LSB</td>
<td>5.0pA</td>
</tr>
<tr>
<td>OTA</td>
<td>BW</td>
<td>3.97kHz</td>
<td>0.6kHz</td>
</tr>
<tr>
<td></td>
<td>DC-gain</td>
<td>8.62kV/V</td>
<td>0.9kV/V</td>
</tr>
</tbody>
</table>

Table 7.9: Current comparator specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Measurement[LSB]</th>
<th>Requirement[LSB]</th>
<th>Deviation</th>
</tr>
</thead>
<tbody>
<tr>
<td>INL</td>
<td>0.15</td>
<td>1/6</td>
<td>-10%</td>
</tr>
<tr>
<td>DNL</td>
<td>0.11</td>
<td>1/3</td>
<td>-67%</td>
</tr>
</tbody>
</table>

7.6 Logic

The logic was verified through the simulation of the whole design in addition to each sub-module being simulated alone, results not included. The DC
Figure 7.4: Input impedance of the current comparator

characterisation and average power (transient) were checked over process variations. The impulse generator was simulated using transient analysis over both mismatch and process variations to find required calibration range for the input bias. Frequency and MSB duration were extracted from the simulations, reported in table 7.10.

Table 7.10: Mismatch and process deviations of the ImpGen-module

<table>
<thead>
<tr>
<th>Variable</th>
<th>Mismatch</th>
<th>Process variation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$\mu$</td>
<td>$\sigma$</td>
</tr>
<tr>
<td>MSB Delay</td>
<td>8.5 $\mu$s</td>
<td>0.34 $\mu$s</td>
</tr>
<tr>
<td>Delay</td>
<td>6.3 $\mu$s</td>
<td>0.24 $\mu$s</td>
</tr>
<tr>
<td>ImpGen Power</td>
<td>24 nA</td>
<td>1 nA</td>
</tr>
<tr>
<td>Logic Power</td>
<td>105 nA</td>
<td>2.3 nA</td>
</tr>
</tbody>
</table>
Chapter 8

Analysis and Discussion

This section will analyse and discuss the design choices and obtained results before a reasoning towards the conclusion is made. However, a comparison of this ADC with several state-of-the-art low power, low area converters is provided in Table 8.1 to give an idea of functionality and performance compared to other works.

Table 8.1: Comparison of low power ADCs

<table>
<thead>
<tr>
<th>Parameter</th>
<th>[2]</th>
<th>[16]</th>
<th>[46]</th>
<th>[23]</th>
<th>This Work</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD}$</td>
<td>1V</td>
<td>0.6V</td>
<td>1V</td>
<td>1V</td>
<td>1.8</td>
</tr>
<tr>
<td>Technology</td>
<td>0.13µm</td>
<td>0.18µm</td>
<td>0.35µm</td>
<td>90nm</td>
<td>0.18µm</td>
</tr>
<tr>
<td>Mode</td>
<td>I-Mode</td>
<td>I-Mode</td>
<td>V-Mode</td>
<td>V-mode</td>
<td>I-Mode</td>
</tr>
<tr>
<td>Resolution</td>
<td>8</td>
<td>8</td>
<td>12</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ENOB</td>
<td>7.6bit</td>
<td>8</td>
<td>10.2</td>
<td>7.8</td>
<td>8</td>
</tr>
<tr>
<td>Area $[mm^2]$</td>
<td>0.005</td>
<td>0.004</td>
<td>1†</td>
<td>0.054</td>
<td>0.078</td>
</tr>
<tr>
<td>Sampling rate</td>
<td>1kS/s</td>
<td>100kS/s</td>
<td>1kS/s</td>
<td>10MS/s</td>
<td>16kS/s</td>
</tr>
<tr>
<td>FOM (fJ/conv)</td>
<td>1314</td>
<td>16</td>
<td>435</td>
<td>12</td>
<td>242</td>
</tr>
<tr>
<td>Power $[nA]$</td>
<td>255</td>
<td>667</td>
<td>512</td>
<td>26k</td>
<td>550</td>
</tr>
</tbody>
</table>

†Area includes ECG circuit

From the table, it is evident that the performance of the ADC is not the best, nor the worst in any of the performance criteria. The FOM is a clear indication of this which ends up in the middle. Also looking at the fundamental
8.1 Topology

Looking into the choice of topology, it is evident that current mode SAR ADC at the moment performs best when power and area is the criteria for an 8-bit resolution. However, if higher resolutions are required, significant power or area increments are inevitable because mismatch in sub-threshold operation is, as shown in section 4.2, exponential and thus much higher bias currents, larger calibration circuitry and/or much larger transistors are needed.

8.2 Architecture

Each sub-module and design choices will in the following be commented and discussed.

8.2.1 Current mode DAC

From the result section of the \(iDAC\) it is clear that a well functioning converter has been made. The INL and DNL error requirements are with good margin within the limits of the budget and will therefore presumably function well for the intended task. Further, both gain error and offset are negligible because of the selected topology and calibration module. It is therefore expected that the full DR will be available, an thus an effective number of bits (ENOB) close to the selected resolution. A further evaluation of table 7.6 reveals a substantial turn-on time for the module. This is because of the low current levels and high parasitic capacitances associated with the large transistors used for the current scaling. However, because the sleep-function is only intended to disable malfunctioning channels to save power, this has no impact. On the other hand, when turned off, a leakage current of \(1.32nA\) is
still drawn from the supply. This is a high value, considering that the leakage of a current mirror for the selected technology is in pico-range. Because of limited time however, further investigation of this was not conducted. The source of this is though likely to be a result of relatively short channel lengths of the implemented switches. The reason for choosing small sized switches was attributed the desire to implement low voltage drop in an on-state to enable lowering of the power supply down to 1.2V. Because the switches are used for current steering, the difference in the impedance level is the only decisive factor for the current flow, resulting in low $R_{off}$ requirements. If for the future, lower sleep-mode power consumption is required, this should be further investigated.

Converters are often tested dynamically to check operation over different input frequencies confirming the signal-to-noise ratio (SNR) is within specification for the required input frequency range. However, such simulations are very time consuming because of the high number of conversions required to make a good statistical approximation and were therefore not performed. However, because of the low levels of noise recorded in the simulation of the single current mirrors it was made no further attempts to test this. Concerning the static performance, because of the inherent switching employed by the SAR-algorithm, only one path will be turned on at a time. This will reduce some of the switching noise, presumably making the actual static performance better than the obtained results.

Looking at table 7.7, the mean value of each current path is right on spot and the deviations caused by process variations is almost negligible. The $3\sigma$ current variation is therefore mostly due to mismatch. The large current deviations results in the MSB needed to be calibrated with 6 bits and could be claimed to be a disproportionate value in regard of the ADC’s 8-bit resolution. However, due to the large mismatch using sub-threshold operation, this is a consequence and must be dealt with one way or another. Post-fabrication trimming using lasers could have removed the need of a calibration module, but was not an option due to the assignment requirements.

### 8.2.2 Current Comparator

From the results of the current comparator module it can be seen that the DC error for determining the digital output value has a increasable small deviation around the mean value. This confirms the theory in section 3.4, yielding high resolution at the expense of speed for high input impedance.
current comparators. It also signals that the mismatch is dependent on the feedback loop and not the mismatch between the PMOS and NMOS transistor in the amplifier (inverter). When doing transient analysis, the resolution decreases significantly, but remains within the specifications of the error budget. Looking at figure 7.4 on page 55, the correlation between the theoretical input impedance and the implementation is clear. The multi-level impedance feedback loop forms a $> 10 \, G\Omega$ impedance for currents around zero, making currents as small as 0.1\,nA able to create a 1V-voltage drop over the resistor. Because of the exponential drop in resistance for increasing currents, the output will never go into saturation. However, a problem arises for larger currents as the amplifier used for the feedback has a final maximum input/output current and for this circuit design to be $\sim 2^{N-1}\,nA$. However, a small overhead was taken to allow some variation in the input bias.

The novelty of this module is high, applying a newly derived technique with never before seen modifications. This means that the architecture is not well tested and could prove withholding non-idealities not foreseen. A problem which arose under development was the supply voltage dependency, which makes the voltage supply range less flexible. Normally, very low power supplies can be applied to current mode circuits to reduce the power consumption, thus all the other circuit parts in this design were originally designed for handling down to 1V supplies. Adaptive biasing for the amplifiers could provide a solution to this, but is left to future works. However, since the neuron-chip supplies 1.8V, this was only intended for testing purposes to see how small power consumption was obtainable. The architecture still leaves some room for lowering the supply voltage, though not confirmed below 1.6V.

### 8.2.3 Logic

The circuit implementing the SAR-algorithm proved efficient, using half the current reported in [2]. The improvements compared to the original circuit [16] is difficult to predict as the reference does not mention the digital power consumption. However, from own simulations, the applied improvements reduced the power consumption significant, though a last minute change turned out to increase the supply current by $\sim 40\%$, up to the reported values in this thesis. The change was made due to layout considerations, as a digital library became available including a finished layout. The changes increased the leakage current significant due to under minimum sized transistors lengths. This was done to finish the layout in time.
From table 7.10 it can be seen that the impulse generation has a large standard deviation and thus need calibration. The large deviations are caused by using a nano-range current to charge a minimum sized capacitor, though the capacitor’s contribution is the largest. The capacitor value is implemented to be $30\, fF$ which is in close range of the parasitics. Using minimum size also increases edge effects, hence the large deviation. Because the linearity of the ADC is affected by the sampling frequency, it is important to get an as close match to the required speed as possible. This is to leave as little margin as possible to ensure that the sampling is finished in time. However, the asynchronous operation of the ADC enables a hand-shake implementation with the succeeding module which relaxes this requirement. Nevertheless, a full 6-bit calibration module was added to be able to test a large range of $LSB/F_S$-ratios for testing purposes.

### 8.2.4 Calibration

The calibration module turned out to work very well. The bias generation part using current division to create pico-range current sources had low deviations. From table 7.4 it can be seen that an approximate halving of the standard deviation for each current splitting and that the process deviations is in practice negligible. The absolute values do vary from perfect binary division, but is still within good margin of half of the minimum current. However, the mismatch of the $1nA$ reference is larger than the value of the smallest current. Fortunately, for most of the chips, only small corrections will have to be made. In addition, overhead is taken to accommodate this.

The performance of the current generating modules is summarized in table 7.5. Here it can be seen that the range of the calibration currents corresponds well with the requirements of the DAC module. All the calibration currents modules have also a linear response to the control input. However, a note should be made out of the process deviation of the MSB branch being smaller than for bit 6, even though it has larger currents and DR. The reason for this is unclear, but could be due to leakage current deviations for the later topology. In terms of mismatch, the natural order is observed, scaling with DR relative to the smallest current. For the bit 2-6 topology, the current calibration extends further by having several extra bit combinations resulting the same output value. Deviations will therefore lead to very small steps between these values, and could be used for fine tuning. However, using values from both the positive (POS) and negative (NEG) register will lead
to extra power consumption and should be avoided for other than testing purposes. Using either sourcing or sinking currents will add no extra power consumption to the ADC as this only adjust the main DAC closer to an ideal value.

8.2.5 Calibration Register

The calibration register turned out to use more static power than anticipated, though operating well. The leakage current is high, and is to some extent caused by the digital library, used for the layout considerations. It is clear that the flip-flops provided with this package sacrifices power for space, which if looking at the layout at page 44 is unfortunate. However, this was done because of limited time. For future work, this should be implemented using low leakage devices.

When the selected technology matures and more standard components are offered from the foundry, exchanging the calibration module with fuses should be considered, as this will both minimize area and power consumption.

8.3 ADC core

The combination of the current mode DAC, current comparator and logic together implements an ADC using less than $1\mu W$ at 1.8V. Looking at table 7.1 shows that the power estimations were close to the actual result. The linearity of the module is within specifications looking at the figures in section 7.1, though it is evident that a 8-bit resolution approaches the limit for this topology and given technology. The implementation offers flexibility as both $DR$ and $F_s$ are dependent on selected bias, though not documented. Ripple in the bias was also tested because the PTAT band-gap reference current was reported to exhibited $5pA$ interference at 26MHz due to the wireless telemetry. This had no effect on the performance and is reasoned the low frequency response of the $iBias$-module.
8.4 Future Works

In addition to all suggested improvements or areas of investigation, future work will include testing the compliance between simulations and the actual chip. It is also suggested to further investigate the relation between resolution, bias current, DR and $F_S$ to see if simple changes to the system can incorporate a higher resolution, higher sampling rate ADC for the neuron chip's calibration phase at the expense of increased power. Also the DAC functionality of the system should be investigated as the neuron chip requires a DAC for stimulation purposes in the future. If the module could be used for the digital interface of both recording and stimulation, much area and power will be saved.
Chapter 9

Conclusions

An 8-bit current mode SAR ADC operating at a $16kHz$ sampling frequency using under $1\mu W$ of power has been developed. A finished layout has been presented and the total circuit occupies less than $0.078mm^2$. The nominal operating voltage is $1.8V$ although lower voltages can be applied for power reduction. $INL < \pm 0.5$ and $DNL < \pm 1$ is obtained, yielding no missing codes and thus linear operation. The production yield is less than $3\sigma$, obtained by a current calibration circuit connected to both the current mode DAC and all the biases. This cancels the relatively large mismatch caused by weak inversion operation of the current mirrors.

A newly developed current comparator is presented offering high resolution and fast settling relative to the current level by using an inverting amplifier connected in a multi-level impedance feedback loop. The design features some voltage scaling issues, but is well functioning and completable with state-of-the-art current comparators. All this, in combination with a low power, asynchronous SAR-algorithm implementation make up an ADC within the given and partly derived specifications.
References


Appendix A

Derivations

A.1 DAC mismatch requirements

From simulations, the standard deviation approximate halves for each bit towards LSB for the given current level. This leads to the following relation

\[ \sigma_{MSB} \approx 2\sigma_{bit7} \approx 2^n\sigma_{bit(N-n-1)} \]  \hspace{1cm} (A.1)

Assuming full correlation, each current branch in the iDAC will need to be calibrated within a margin argued as follows.

Looking at both sides of the normal distributed standard deviation, a \(6\sigma\) current range must be within the range of the calibration current. In addition, the calibration must ensure a resolution of the \(1/3 \cdot 0.5\text{LSB}\) as this defines the error budget. Because of the halving of the standard deviation towards LSB, the error for each current branch is scaled similar, shown in table A.1 (Original). However, to relax the requirements for the lower bits, the MSB error is halved, implemented as an extra calibration bit. The next equations then define the needed number of calibration bits.

<table>
<thead>
<tr>
<th>Table A.1: Assigned error to each iDAC branch</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB b7  b6  b5  b4  b3  b2  LSB</td>
</tr>
<tr>
<td>Original 1/2  1/4  1/8  1/16  1/32  1/64  1/128  1/256</td>
</tr>
<tr>
<td>Relaxed  1/4  1/4  1/8  1/8  1/16  1/16  1/16  1/16</td>
</tr>
</tbody>
</table>
\[ 6\sigma = \text{range} \cdot \text{resolution} \]  
[\text{(A.2)}]  
\[ = \text{range} \cdot \frac{\text{LSB} \cdot 1}{2 \cdot 3} \]  
[\text{(A.3)}]  
\[ \text{range} = \frac{24\sigma}{\text{LSB}} = \frac{24\sigma}{1n[A]} \]  
[\text{(A.4)}]  
The following needs to be satisfied to ensure 3\sigma production yield and leads to the requirements in table 7.7 on page 54.  
\[ 2^{\text{bit}} > \text{range} \]  
[\text{(A.5)}]
Appendix B

Ocean Scripts

B.1 Current Mirror

```
# CM - dc mismatch
# Loop L, W and current
# (or other variables) for MC analysis
# to gain extensive data sets.

START EDIT

out = outfile ('~/SimRes/cm.mc.dat' 'w')
nob = 5
lender = 4
bredder = 4
declare(nobs[nob])
nbvalues = (0.25n 0.5n 1.0n 10.0n 100.0n)

FOR (aa length(nobs) - 1)
  nobs[aa] = nth(aa nbvalues)
END
FOR (bias 0 nob - 1)
  FOR (t1 1 lender)
  END
  FOR (t2 1 bredder)
  END
  lenge = 15*t1

secWaveformTool ( 'wavegen' )
simulator ( 'spectre' )
resultsDir ( '~/lib/users/bard/b18a4/Sim/Test_cm/spectre/schematic/netlist/netlist' )
definitionFile ( '~/lib/users/bard/b18a4/Sim/Test_cm/spectre/schematic' )
modelFile ( '~/usr/local/cadence/kits/ams/3.77/spectre/h18/sosac/design.scs' 'moinc' )
  '~/usr/local/cadence/kits/ams/3.77/spectre/h18/sosac/cap.scs' 'captm' )
  '~/usr/local/cadence/kits/ams/3.77/spectre/h18/sosac/dep.scs' 'laptm' )
  '~/usr/local/cadence/kits/ams/3.77/spectre/h18/sosac/edddi.scs' 'eddmc' )
  '~/usr/local/cadence/kits/ams/3.77/spectre/h18/sosac/edsd.scs' 'edsmc' )
  '~/usr/local/cadence/kits/ams/3.77/spectre/h18/sosac/cms703.scs' 'cmoenc' )

STOP EDIT
```

19
Listing B.1: Ocean code for mismatch data capturing

B.2 ADC Core

```plaintext
; ADC Core – trans
; input current.
; --------------------------
ocnWaveformTool('wave
; simulator['spectre']
; local drive for fast simulations
; design(’/special/board/th_adc_core/spectre/schematic/netlist/netlist')
resultDir(’/special/board/th_adc_core/spectre/schematic')
modelFile(’./user/local/cadence/kits/ams/3.77/spectre/hlb/socac/design.scx’ ’milim’)
’./user/local/cadence/kits/ams/3.77/spectre/hlb/socac/res.scx’ ’restim’)
’./user/local/cadence/kits/ams/3.77/spectre/hlb/socac/cap.scx’ ’capim’)
’./user/local/cadence/kits/ams/3.77/spectre/hlb/socac/bipec.scx’ ’biptem’)
’./user/local/cadence/kits/ams/3.77/spectre/hlb/socac/eeclim.scx’ ’eeclim’)
’./user/local/cadence/kits/ams/3.77/spectre/hlb/socac/cmosl37.scx’ ’coms37m’)
)
definitionFile(’./user/local/cadence/kits/ams/3.77/spectre/hlb/socac/mcparsam.scx’
; START EDIT
; --------------------------
; setup
; number of data points
; test_input = 0 ; Offset
; test_mode = 0 ; Enables test mode if set to 1.8
; bias = 1n ; LSB/input bias level
; step = 0.25n ; Step size
; bias_freq = 1.5m ; sampling frequency bias
; v_supply = 1.8 ; voltage supply
; temperature = 37.0 ; temperature
```
...
Listing B.2: Ocean code for ADC Core module

B.3 Calibration Register

```ocean
[118] m0=value((IT("/D U T / i i n") 0.9u?period 1u?Name "time")
[119] m1=value((IT("/D U T / T N 0 / D") 0.9u?period 1u?Name "time")
[120] m2=value((IT("/D U T / I D A C / i o u t") 0.9u?period 1u?Name "time")
[121] m3=value((IT("/D U T / I C O M P / i i n") 0.9u?period 1u?Name "time")
[122] m4=value((IT("/D U T / v c o m p") 0.9u?period 1u?Name "time")
[123] m5=value((IT("/D U T / v a n _ o u t") 0.9u?period 1u?Name "time")
[124] ocn Print( ?output diag ?number Notation 'scientific ?numSpaces 1 m 0 m 1 m 2 m 3 m 4 m 5)
[125] close(diag)
Listing B.2: Ocean code for ADC Core module

B.3 Calibration Register

1 ; REG - trans
2 ; random input signal; clocking the data in.
3 ; The test includes testing for test-mode as well
4 ; The test includes testing for test-mode as well
5 ; ocn W aveform Tool ( 'w avescan )
6 ; simulator ( 'spectre )
7 ; design( "'/ib e /u ses /hard/h18a4/Sim/tb_reg_top/spectre/schematic/netlist/netlist"")
8 ; resultsDir ( "'/ib e /u ses /hard/h18a4/Sim/tb_reg_top/spectre/schematic"")
9 ; modelFile( "'/usr/local/cadence/kits/ams/3.77/spectre/h18/soc�/soc�/soc�"")
10 ; definitionFile ( "'/usr/local/cadence/kits/ams/3.77/spectre/h18/soc�/soc�"")
11 ; START EDIT
12 ; STOP EDIT
13
14 shifts = 32
15 simtime = shifts * 200n
16 vsupply = 1.8
17 temperature = 27.0
18 ; ANALYSIS ( 'tran ?stop simtime ?errpreset 'liberal' )
19 deVar ("'vsupply" vsupply )
20 option ( 'categ 'turboOpts 'perFmax 1
21 'perOption 'Default'
22 'numThreads 1
23 'mDOption 'Auto'
24 'errorLevel 'Do not override'
25 'turboSwitch 1
26 ]
27 ; saveOption ( 'currents 'selected' )
28 ; saveOption ( 'per 'none' )
29 ; saveOption ( 'save 'selected' )
30 ; save( 'v 'input' 'clk 'mode' 'ctrl1<7>' 'ctrl1<6>' 'ctrl1<5>' 'ctrl1<4>' 'ctrl1<3>' 'ctrl1<2>' 'ctrl1<1>' 'ctrl1<0>' 'calib4<5>' 'calib4<4>' 'calib4<3>' 'calib4<2>' 'calib4<1>' 'calib4<0>' 'calib4<6>' 'calib4<7>' )
31 ; temp( temperature )
32 ; run()
33 ; selectResult ( 'tran ')
34 ; outFile ( "'/SimRes/digital/reg verific at ion.dat' 'w' )
35 ; printf( out "-----------/down-------------"n")
```
# Register Check

```c
printf( "Register Check \n" );
status = 0;

for( tt 1 shifts
now = 200n + tt - 50n
prev = 200n + tt - 100n
test = value( VT("/ctrl1 <7>" ), now)
test2 = value( VT("/input" ), prev)
if( round(test) != round(test2) then
printf("Failed \n")
error = 1;
else
printf("OK \n")
endif
for( jj 0 6
for( tt 1 shifts
now = 200n + tt - 50n
prev = 200n + tt - 100n
if( value( VT("/mode" ) now ) > vsupply/2 then
; error, the bit is not stored
printf("Failed(2)\n")
error = 1;
else
printf("OK\n")
endif
endif
for( tt 1 shifts
now = 200n + tt - 50n
prev = 200n + tt - 100n
if( value( VT("/mode" ) now ) > vsupply/2 then
; error, the bit is not stored
printf("Failed(2)\n")
error = 1;
else
printf("OK\n")
endif
endif
```
Listing B.3: Ocean code for testing of REG module

```c

// Ocean code for testing of REG module

test2 = value(VT("/ctrl1:<0>").prev)
printf("Checking \"/calib4:<\>\" at %5.0f ns * now+1G")
printf("%5.1f vs %5.0f ns %5.1f - test prev+1G test2")
if (round(test) != round(test2) then
  printf("Failed\n")
  printf(out "Reg:\t%f \tat: %5.1f ns\n\n")
  status = 1
else:
  Everything is OK
  printf("OK\n")
)
}

; calib7 Check
for (jj 0 6
for (tt 1 shifts
now = 200n+tt - 50n
prev = 200n+tt - 100n
if (value(VT("/mode") now) > vsupply / 2 then
  ; test mode, the bit should not change
  testName = strcat("/calib4:<" sprintf(nil "%d" jj) ">")
  testName2 = strcat("/calib4:<" sprintf(nil "%d" jj+1) ">")
  test = value(VT(testName), now)
  test2 = value(VT(testName2), prev)
  printf ("Checking %L at %5.0f ns * testName now+1G")
  printf ("%5.1f vs %5.0f ns %5.1f - test prev+1G test2")
  if (round(test) != round(test2) then
    printf("Failed (2)\n")
    status = 1
  else:
    printf("OK\n")
    printf(out "Reg:\t%f \tat: %5.1f ns\n")
    printf(out "Input:\t%f \tat: %5.1f ns\n")
  )
  else:
    printf ("\n"
    printf("\n")
)
    printf(out "\n")
    close(out)
```
B.4 idDAC

```plaintext
; idDAC - trans
; Transient analysis of idDAC ramping digital input
;  
; ocnWaveformTool ('wavecan')
simulator ('spectre')
design ( '/ibe/users/larbd/h18a4/Sim/tb_idac/spectre/schematic/netlist/netlist')
resultsDir ( '/ibe/users/larbd/h18a4/Sim/tb_idac/spectre/schematic' )
modelFile ( 
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/idac/design.scs' 'noilm')
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/soc/cap.scs' 'noilm')
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/soc/ios.scs' 'noilm')
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/soc/bip.scs' 'nopdm')
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/soc/rotd.scs' 'rotdm')
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/soc/rotd.scs' 'rotdm')
)
definitionFile ( 
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/idac/design.scs' 'noilm')
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/idac/design.scs' 'noilm')
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/idac/design.scs' 'noilm')
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/idac/design.scs' 'noilm')
  '(/user/local/cadence/kits/ams/3.77/spectre/h18/idac/design.scs' 'noilm')
)

nop = 256 ; Number of data points
step_time = 6u ; conversion time
read_time = 5.9u ; read out data time 2
read_time2 = 3.9u ; read out data time 1
lsb = ln ; LSB
temperature = 20.0 ; temperature
vsupply = 1.8 ; supply

; START EDIT
;  
;  
; STOP EDIT
;  
; Start Simulation
sim_time = nop∗step_time
;  
; analysis ('tran stop sim_time )
devVar ( 'v_supply vsupply )
devVar ( 'tid step_time )
devVar ( 'bias lsb )
option ( 'temp temperature )
;  
; option: ?categ 'turboOpt 'psrFmax 1
;  
; 'psrOption 'Default
;  
; 'maxThreads 1
;  
; 'mttOption 'Auto
;  
; 'errorLevel 'Do not override
;  
; 'turboSwitch t
;  
; saveOption( 'currents 'selected' )
;  
; saveOption( 'per 'none' )
;  
; saveOption( 'save 'selected' )
;  
; save( ' I 'DUT/VIDA ' /V13/PLUS ' /DUT/TP50/8 ' /VCORELB/MINUS ' )
;  
; temp( temperature )
;  
; out=outfile (' ~ /SimRes/IDAC/data.data ' w )
run()
;  
; Print to file
;  
; data.data - time, value1, value2
;  
; info.txt - info file for auto-detection in matlab
;  
; select Result ( 'tran ')
;  
; fprintf (out 'time, value1, value2\n')
;  
; for (t1 = 1
;  
; time = (step_time+1) - ((step_time-read_time)+0.000001)
;  
; time2 = time-(read_time-read_time2)
;  
; fprintf (out ' %.14f ' time)
;  
; fprintf (out ' %.14f ' value($/V13/PLUS$).time)
;  
; fprintf (out ' %.14f ' value($/V13/PLUS$).time2))
;  
; fprintf (out ' \n')
;  
```

81
Listing B.4: Ocean code for DAC module

close(out)
out=out file("~/SimRes/DAC/info.txt" "w")
fprintf(out 'Bias[A] , %5.14f\n' lsb)
fprintf(out 'DC-bias [A] , %5.14f\n' value("/DUT/TP50/8"),step_time))
fprintf(out 'Time[s] , %5.14f\n' step_time)
fprintf(out '1.Read out_time[s] , %5.14f\n' read_time)
fprintf(out '2.Read out_time[s] , %5.14f\n' read_time2)
fprintf(out 'Temperature[\degree Celsius] , %5.3f\n' temperature)
fprintf(out 'Analog Power[A] , %5.14f\n' average(IT("/DUT/VDDA")))
fprintf(out 'Digital Power[A] , %5.14f\n' average(IT("/VDDA")))
fprintf(out 'Total Power[A] , %5.14f\n' average(IT("/VDDA")))
fprintf(out 'Voltage[V] , %5.2f\n' vsupply)
fprintf(out 'Module: CCM\n')
close(out)
APPENDIX C

Matlab Code

C.1 iDAC

```matlab
% Test iDAC module for INL and DNL
% ini.coe containing [time, output current]
% having inA LSB and step size.
% Select and load data similar to ADC
% if get_data(select_data())
return; % No file = no point in doing anything;
end
% Store data to proper variables
t = data(1,:);
y1 = abs(data(:,2));
y2 = abs(data(:,3));
y3 = ((y1+y2)/2 - ini_correction); % Average over INL
x = (0.2^bit-1); % Digital input (DAC)
y = y3;
% Start Computation.
% Small check to check if I have control over the input data.
% if the check fails, the script terminates.
if lab > 1.6*(y(2)) || lab < 0.7*(y(2))
    fprintf('%test.m
    Warning
    LSB check failed\n');
    fprintf('%t%g > %g, not true.\n', 1.6*(y(2)), lab, 0.7*(y(2)));
    flipud(y);
    if lab > 1.6*(y(2)) || lab < 0.7*(y(2))
        fprintf('%test.m
    Error
    LSB check failed\n');
        fprintf('%t%g > %g, not true.\n', 1.6*(y(2)), lab, 0.7*(y(2)));
        return
    end
    fprintf('%tInput OK, but corrected\n');
end
% Calculate offset in lab
offset = y(1)/lab;
% Calculate gain in lab
gainerr = (y(length(y)) - y(1))/lab - 2^bit - 1;
% Remove offset from signal
y = y - offset*lab;
% Remove Gain error from signal
y = y * ((2^bit - 1)*lab)/y(end);
INL = zeros(1,length(y));
DNL = zeros(1,length(y)-1);
% Endpoint INL
```

83
endpoint = 1 LSB * 0.5 + ab;
i_in = (y - endpoint) / lsb;

Best fit INL

bf_params = polyfit(x, y, 1);
bffit = bf_params(1); % Best fit INL
inl_bf = (y - bffit) / lsb;

Calculate DNL

for i = 0: length(y) - 2
    dnl(i + 1) = inl_bf(i + 2) - inl_bf(i + 1);
end

% Best fit INL

bf_params = polyfit(x, y, 1);
bffit = bf_params(1) * x + bf_params(2);
inl_bf = (y - bffit) / lsb;

% INL

inl_bf = (y - bffit) / lsb;

% DNL

dnl = zeros(1, max(length(y)) - 1);
for i = 1:length(y)
    dnl(i) = (x(i) / (lsb) - inl_bf(i - 1));
end

% Gain error

lsb_avg = mean(dnl + 1);
gainerror = 2 * bit * (lsb_avg - 1);

% INL

inl = zeros(1, max(length(y)));
for i = 1:length(y) + 1
    index_v2 = find(y(i) == (i - 1), 1);
    index_v1 = find(y(i) == (i - 1), 1);
    dnl(i) = (x(index_v2) - x(index_v1)) / lsb;
end

% Gain error

lsb_avg = mean(dnl + 1);
gainerror = 2 * bit * (lsb_avg - 1);

% INL

inl = zeros(1, max(length(y)));
for i = 1:length(y) + 1
    index_vd = find(y(i) == (i - 1), 1);
    inl(i) = (x(index_vd) - (i - 1));

Listing C.1: Calculate static iDAC performance

C.2 ADC Core

% Test ADC data
% - Calculate INL, DNL, gain error and offset
% Note: Because the resolution of the captured data is fairly low, the
% calculations are somewhat unusual, but will give an approximation
% of the parameters.

% Select and load data
% - Provides an interactive interface for the selecting
% - Written to accept auto-detection of info files
if get_data(select_data())
    return;
end

% Store the imported data to proper variables
y = zeros(1, length(t));
for i = 1:length(t)
    % Convert binary adc output to dec.
    bin_value = zeros(1, bit);
    for j = 1:bit
        if data(i, j + 1) > 0.5
            bin_value(j) = 1;
        end
    end
    y(i) = (bin2dec(num2str(bin_value, '%i'))) - 1;
end

% Import and convert input current (The last column of data)
% = x-stepsize; % AUTO PIX, variable provided in info file if used.

% Find DNL

dnl = zeros(1, max(length(y)) - 1);
for i = 1:max(length(y) - 1)
    index_v2 = find(y(i) == (i - 1), 1);
    index_v1 = find(y(i) == (i - 1), 1);
    dnl(i) = ((x(index_v2) - x(index_v1)) / lsb) - 1;
end

% Calculate gain error

lsb_avg = mean(dnl + 1);
gainerror = 2 * bit * (lsb_avg - 1);

% Calculate INL

inl = zeros(1, max(y));
for i = 1:max(y) + 1
    index_vd = find(y(i) == (i - 1), 1);
    inl(i) = (x(index_vd) / lsb) - (i - 1);
Listing C.2: Calculate static ADC Core performance

C.3 iComp input impedance

Listing C.3: Compare input impedance of iComp with a resistor
Appendix D

Pin overview
<table>
<thead>
<tr>
<th>PIN #</th>
<th>NAME</th>
<th>TYPE</th>
<th>DIR</th>
<th>MDOE</th>
<th>DRIVE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>EN</td>
<td>D</td>
<td>I</td>
<td>V</td>
<td>NA</td>
<td>Start conversion</td>
</tr>
<tr>
<td>2</td>
<td>RESET</td>
<td>D</td>
<td>I</td>
<td>V</td>
<td>NA</td>
<td>External reset</td>
</tr>
<tr>
<td>3</td>
<td>SLEEP</td>
<td>D</td>
<td>I</td>
<td>V</td>
<td>NA</td>
<td>Active low, for turning of analogue components. Turn on time $\sim 15\text{ms}$</td>
</tr>
<tr>
<td>4</td>
<td>MODE</td>
<td>D</td>
<td>I</td>
<td>V</td>
<td>NA</td>
<td>0 - Normal Mode 1 - Test Mode</td>
</tr>
<tr>
<td>5</td>
<td>IN</td>
<td>A</td>
<td>I</td>
<td>V</td>
<td>0-256nA</td>
<td>Input bias current</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MODE=0</td>
<td>Input current</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MODE=1</td>
<td>DAC Output current</td>
</tr>
<tr>
<td>6</td>
<td>IBIAS</td>
<td>A</td>
<td>I</td>
<td>V</td>
<td>1nA</td>
<td>Input bias voltage</td>
</tr>
<tr>
<td>7</td>
<td>VBIAS</td>
<td>A</td>
<td>I</td>
<td>V</td>
<td>0.8V</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>EOC</td>
<td>D</td>
<td>O</td>
<td>V</td>
<td>1x</td>
<td>End of conversion</td>
</tr>
<tr>
<td>9</td>
<td>DO7</td>
<td>D</td>
<td>O</td>
<td>V</td>
<td>1x</td>
<td>Data out MSB</td>
</tr>
<tr>
<td>10</td>
<td>DO6</td>
<td>D</td>
<td>O</td>
<td>V</td>
<td>1x</td>
<td>Data out bit 7</td>
</tr>
<tr>
<td>11</td>
<td>DO5</td>
<td>D</td>
<td>O</td>
<td>V</td>
<td>1x</td>
<td>Data out bit 6</td>
</tr>
<tr>
<td>12</td>
<td>DO4</td>
<td>D</td>
<td>O</td>
<td>V</td>
<td>1x</td>
<td>Data out bit 5</td>
</tr>
<tr>
<td>13</td>
<td>DO3</td>
<td>D</td>
<td>O</td>
<td>V</td>
<td>1x</td>
<td>Data out bit 4</td>
</tr>
<tr>
<td>14</td>
<td>DO2</td>
<td>D</td>
<td>O</td>
<td>V</td>
<td>1x</td>
<td>Data out bit 3</td>
</tr>
<tr>
<td>15</td>
<td>DO1</td>
<td>D</td>
<td>O</td>
<td>V</td>
<td>1x</td>
<td>Data out bit 2</td>
</tr>
<tr>
<td>16</td>
<td>DO0</td>
<td>D</td>
<td>O</td>
<td>V</td>
<td>1x</td>
<td>Data out bit LSB</td>
</tr>
<tr>
<td>17</td>
<td>SDI</td>
<td>D</td>
<td>I</td>
<td>V</td>
<td>1x</td>
<td>Serial data line for calibration bits and DAC test input</td>
</tr>
<tr>
<td>18</td>
<td>SCK</td>
<td>D</td>
<td>I</td>
<td>V</td>
<td>1x</td>
<td>Clock for SDI</td>
</tr>
<tr>
<td>19</td>
<td>VDD</td>
<td>IP</td>
<td>NA</td>
<td>V</td>
<td>NA</td>
<td>Power</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>IP</td>
<td>NA</td>
<td>V</td>
<td>NA</td>
<td>Ground</td>
</tr>
</tbody>
</table>
Appendix E

Measurements

E.1 Current Mirror
E.1.1 DR

Figure E.1: The derivative of DC simulations for CMs at input currents from 1pA to 1µA.
Figure E.2: AC simulations of CMs for currents in range of 0.1nA to 1nA
E.1.3 Noise

Figure E.3: Noise simulations for CMs
Figure E.4: Leakage simulations of MCs

(a) SCM

(b) CCM

(c) WCM

(d) IWCM
### Table E.1: Summary of simulation results of the different topologies at scaling 1:1 at MSB

<table>
<thead>
<tr>
<th>L[µm]</th>
<th>W/L</th>
<th>SCM µ[%]</th>
<th>σ[%]</th>
<th>Area[µ²]</th>
<th>SCM µ[%]</th>
<th>SCM σ[%]</th>
<th>Area[µ²]</th>
<th>CCM µ[%]</th>
<th>CCM σ[%]</th>
<th>Area[µ²]</th>
<th>IWCM µ[%]</th>
<th>IWCM σ[%]</th>
<th>Area[µ²]</th>
<th>WCM µ[%]</th>
<th>WCM σ[%]</th>
<th>Area[µ²]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td></td>
<td>7.85</td>
<td>8.24</td>
<td>4.0</td>
<td>8.59</td>
<td>8.0</td>
<td>-1.33</td>
<td>8.59</td>
<td>8.0</td>
<td>-18.99</td>
<td>7.14</td>
<td>6.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.2</td>
<td></td>
<td>7.39</td>
<td>8.60</td>
<td>3.2</td>
<td>8.97</td>
<td>6.4</td>
<td>-1.38</td>
<td>8.97</td>
<td>6.4</td>
<td>-18.81</td>
<td>7.51</td>
<td>4.8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>6.91</td>
<td>8.93</td>
<td>2.4</td>
<td>9.33</td>
<td>4.8</td>
<td>-1.41</td>
<td>9.33</td>
<td>4.8</td>
<td>-18.37</td>
<td>7.91</td>
<td>3.6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.4</td>
<td></td>
<td>6.48</td>
<td>9.13</td>
<td>1.6</td>
<td>9.54</td>
<td>3.2</td>
<td>-1.39</td>
<td>9.54</td>
<td>3.2</td>
<td>-17.31</td>
<td>8.30</td>
<td>2.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td></td>
<td>6.52</td>
<td>9.26</td>
<td>0.8</td>
<td>9.61</td>
<td>1.6</td>
<td>-1.21</td>
<td>9.61</td>
<td>1.6</td>
<td>-14.99</td>
<td>9.03</td>
<td>1.2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.1</td>
<td></td>
<td>3.92</td>
<td>3.13</td>
<td>25.0</td>
<td>3.34</td>
<td>50.0</td>
<td>-0.63</td>
<td>3.34</td>
<td>50.0</td>
<td>-9.62</td>
<td>2.79</td>
<td>37.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.2</td>
<td></td>
<td>3.61</td>
<td>3.39</td>
<td>20.0</td>
<td>3.62</td>
<td>40.0</td>
<td>-0.67</td>
<td>3.62</td>
<td>40.0</td>
<td>-9.72</td>
<td>3.04</td>
<td>30.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>3.23</td>
<td>3.69</td>
<td>15.0</td>
<td>3.94</td>
<td>30.0</td>
<td>-0.71</td>
<td>3.94</td>
<td>30.0</td>
<td>-9.79</td>
<td>3.34</td>
<td>22.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.4</td>
<td></td>
<td>2.74</td>
<td>4.00</td>
<td>10.0</td>
<td>4.28</td>
<td>20.0</td>
<td>-0.76</td>
<td>4.28</td>
<td>20.0</td>
<td>-9.74</td>
<td>3.67</td>
<td>15.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td></td>
<td>2.09</td>
<td>4.10</td>
<td>5.0</td>
<td>4.39</td>
<td>10.0</td>
<td>-0.81</td>
<td>4.39</td>
<td>10.0</td>
<td>-9.21</td>
<td>3.90</td>
<td>7.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.1</td>
<td></td>
<td>2.28</td>
<td>1.16</td>
<td>100.0</td>
<td>1.28</td>
<td>200.0</td>
<td>-0.34</td>
<td>1.28</td>
<td>200.0</td>
<td>-5.38</td>
<td>1.02</td>
<td>150.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.2</td>
<td></td>
<td>2.09</td>
<td>1.32</td>
<td>80.0</td>
<td>1.45</td>
<td>160.0</td>
<td>-0.36</td>
<td>1.45</td>
<td>160.0</td>
<td>-5.48</td>
<td>1.18</td>
<td>120.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>1.85</td>
<td>1.52</td>
<td>60.0</td>
<td>1.67</td>
<td>120.0</td>
<td>-0.39</td>
<td>1.67</td>
<td>120.0</td>
<td>-5.60</td>
<td>1.37</td>
<td>90.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.4</td>
<td></td>
<td>1.52</td>
<td>1.77</td>
<td>40.0</td>
<td>1.94</td>
<td>80.0</td>
<td>-0.43</td>
<td>1.94</td>
<td>80.0</td>
<td>-5.71</td>
<td>1.62</td>
<td>60.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td></td>
<td>1.01</td>
<td>2.00</td>
<td>20.0</td>
<td>2.19</td>
<td>40.0</td>
<td>-0.56</td>
<td>2.18</td>
<td>40.0</td>
<td>-5.79</td>
<td>1.88</td>
<td>30.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>